From nobody Thu Apr 25 10:44:21 2024 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=fail; spf=none (zoho.com: 198.145.21.10 is neither permitted nor denied by domain of lists.01.org) smtp.mailfrom=edk2-devel-bounces@lists.01.org; dmarc=fail(p=none dis=none) header.from=linaro.org Return-Path: Received: from ml01.01.org (ml01.01.org [198.145.21.10]) by mx.zohomail.com with SMTPS id 1533436750870609.0388970079697; Sat, 4 Aug 2018 19:39:10 -0700 (PDT) Received: from [127.0.0.1] (localhost [IPv6:::1]) by ml01.01.org (Postfix) with ESMTP id CF06B210D97A7; Sat, 4 Aug 2018 19:39:09 -0700 (PDT) Received: from mail-pl0-x242.google.com (mail-pl0-x242.google.com [IPv6:2607:f8b0:400e:c01::242]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id 31B2F210D979A for ; Sat, 4 Aug 2018 19:39:08 -0700 (PDT) Received: by mail-pl0-x242.google.com with SMTP id x6-v6so4171181plv.10 for ; Sat, 04 Aug 2018 19:39:08 -0700 (PDT) Received: from localhost.localdomain ([120.31.149.194]) by smtp.gmail.com with ESMTPSA id x7-v6sm14481350pgk.9.2018.08.04.19.39.03 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Sat, 04 Aug 2018 19:39:05 -0700 (PDT) X-Original-To: edk2-devel@lists.01.org Received-SPF: none (zoho.com: 198.145.21.10 is neither permitted nor denied by domain of lists.01.org) client-ip=198.145.21.10; envelope-from=edk2-devel-bounces@lists.01.org; helo=ml01.01.org; Received-SPF: Pass (sender SPF authorized) identity=mailfrom; client-ip=2607:f8b0:400e:c01::242; helo=mail-pl0-x242.google.com; envelope-from=ming.huang@linaro.org; receiver=edk2-devel@lists.01.org DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=pCc43c5celB0CGDaijEtV/xOl4H17uHcp4gP8+DAnBw=; b=NWZoUhTxVnKPKS4OTUg4TTKeqaEThAh8PMkU8N71UE8Hn8nV12xQZMpXqbcaw7xQKC dkn1EepSUOEtDCjyPdDk1HLUvxRKqBcTRmgM5ZpYs8ZfkXVrRS7aO7EcAuyjBWWTVhck LNIu1s6SW3Ec2LH1a752+JjlZposcBDpOP2dE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=pCc43c5celB0CGDaijEtV/xOl4H17uHcp4gP8+DAnBw=; b=OWOuBOVR4HIP6wfNagusaCwhPslt0YiRgm2l7qyk2Pn+oM/AjKwXIGjE2guHUIR/Vn 9Dg3o2Hoa36QTXKhz5pSV+T7dkBQj8GZwcSE/Eshep2pLSQn3ffHxnSisRAU4CXxXK9a 8KbG4H4B0EKr43QC7UmbSRAqnpjhbaBB/SgQfepMwX53Htdu+UizAqLOUimnPzdMbJaT yK/GuRLgLCFhY31ornKW+6DJ63enDEDJL5KN5tE40Q1xvZ2y099y4/x3Sz2xAVIiGB4w 6akh/+bMK5M53diF51jvAlTnXTWG77ghPZ9FD8++uBf7hTgXYnFru+eAflXcUwPF2tWq cr9w== X-Gm-Message-State: AOUpUlGxu/baTPqSoF05eTmBc/d0EeakU/y+WbTM5wfnn9et0O464IVf qFfnzRMLFXqFhkGWaR9N97XYCg== X-Google-Smtp-Source: AAOMgpej82IN31xCvGhn183HRZ9D5qBFt+OqxCZV6z0zE+sv4nxSB/uOgFwKPP8+wbXVbxkeQ/fu/A== X-Received: by 2002:a17:902:1a2:: with SMTP id b31-v6mr8852299plb.279.1533436746615; Sat, 04 Aug 2018 19:39:06 -0700 (PDT) From: Ming Huang To: leif.lindholm@linaro.org, linaro-uefi@lists.linaro.org, edk2-devel@lists.01.org, graeme.gregory@linaro.org Date: Sun, 5 Aug 2018 10:38:54 +0800 Message-Id: <20180805023855.10732-2-ming.huang@linaro.org> X-Mailer: git-send-email 2.17.0 In-Reply-To: <20180805023855.10732-1-ming.huang@linaro.org> References: <20180805023855.10732-1-ming.huang@linaro.org> Subject: [edk2] [PATCH edk2-platforms v1 1/2] Hisilicon/D02: Remove D02 platform X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.27 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: huangming23@huawei.com, xinliang.liu@linaro.org, john.garry@huawei.com, zhangjinsong2@huawei.com, huangdaode@hisilicon.com, guoheyi@huawei.com, wanghuiqiang@huawei.com MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Errors-To: edk2-devel-bounces@lists.01.org Sender: "edk2-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) X-ZohoMail: RDMRC_1 RDKM_2 RSF_4 Z_629925259 SPT_0 Content-Type: text/plain; charset="utf-8" D02 is no need to maintain now. it is time to retire that platform and remove D02-related macro also. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Ming Huang Reviewed-by: Leif Lindholm --- Platform/Hisilicon/D02/Pv660D02.dec | = 44 -- Platform/Hisilicon/D02/Pv660D02.dsc | = 425 -------------------- Platform/Hisilicon/D02/Pv660D02.fdf | = 321 --------------- Platform/Hisilicon/D02/EarlyConfigPeim/EarlyConfigPeim.inf | = 53 --- Platform/Hisilicon/D02/FdtUpdateLibD02/FdtUpdateLib.inf | = 43 -- Platform/Hisilicon/D02/Library/OemMiscLibD02/OemMiscLibD02.inf | = 45 --- Platform/Hisilicon/D02/Library/PlatformPciLib/PlatformPciLib.inf | = 182 --------- Platform/Hisilicon/D02/OemNicConfigD02/OemNicConfigD02.inf | = 50 --- Platform/Hisilicon/D02/Include/Library/CpldD02.h | = 34 -- Platform/Hisilicon/D02/OemNicConfigD02/OemNicConfig.h | = 31 -- Platform/Hisilicon/D02/EarlyConfigPeim/EarlyConfigPeim.c | = 94 ----- Platform/Hisilicon/D02/FdtUpdateLibD02/FdtUpdateLib.c | = 341 ---------------- Platform/Hisilicon/D02/Library/OemMiscLibD02/BoardFeatureD02.c | = 105 ----- Platform/Hisilicon/D02/Library/OemMiscLibD02/OemMiscLibD02.c | = 77 ---- Platform/Hisilicon/D02/Library/PlatformPciLib/PlatformPciLib.c | = 147 ------- Platform/Hisilicon/D02/OemNicConfigD02/OemNicConfigD02.c | = 173 -------- Silicon/Hisilicon/Drivers/AcpiPlatformDxe/EthMac.c | = 4 +- Platform/Hisilicon/D02/Library/OemMiscLibD02/BoardFeatureD02Strings.uni | = Bin 1796 -> 0 bytes 18 files changed, 1 insertion(+), 2168 deletions(-) diff --git a/Platform/Hisilicon/D02/Pv660D02.dec b/Platform/Hisilicon/D02/P= v660D02.dec deleted file mode 100644 index 5c34c2e537..0000000000 --- a/Platform/Hisilicon/D02/Pv660D02.dec +++ /dev/null @@ -1,44 +0,0 @@ -#/** @file -# -# Copyright (c) 2015, Hisilicon Limited. All rights reserved. -# Copyright (c) 2015, Linaro Limited. All rights reserved. -# -# This program and the accompanying materials -# are licensed and made available under the terms and conditions of the= BSD License -# which accompanies this distribution. The full text of the license may= be found at -# http://opensource.org/licenses/bsd-license.php -# -# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, -# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR = IMPLIED. -# -#**/ - -# -# PV660 D02 Package -# -# -# - -[Defines] - DEC_SPECIFICATION =3D 0x00010005 - PACKAGE_NAME =3D Pv660D02Pkg - PACKAGE_GUID =3D 54392E0D-972B-459D-8CBE-DB381E7D1B98 - PACKAGE_VERSION =3D 0.1 - -[Includes] - Include - -[Ppis] - -[Protocols] - -[Guids] - - -[LibraryClasses] - -[PcdsFixedAtBuild] - -[PcdsFeatureFlag] - - diff --git a/Platform/Hisilicon/D02/Pv660D02.dsc b/Platform/Hisilicon/D02/P= v660D02.dsc deleted file mode 100644 index 875e6e4744..0000000000 --- a/Platform/Hisilicon/D02/Pv660D02.dsc +++ /dev/null @@ -1,425 +0,0 @@ -# -# Copyright (c) 2011-2012, ARM Limited. All rights reserved. -# Copyright (c) 2015, Hisilicon Limited. All rights reserved. -# Copyright (c) 2015, Linaro Limited. All rights reserved. -# -# This program and the accompanying materials -# are licensed and made available under the terms and conditions of the B= SD License -# which accompanies this distribution. The full text of the license may = be found at -# http://opensource.org/licenses/bsd-license.php -# -# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, -# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IM= PLIED. -# -# - -##########################################################################= ###### -# -# Defines Section - statements that will be processed to create a Makefile. -# -##########################################################################= ###### -[Defines] - PLATFORM_NAME =3D Pv660D02 - PLATFORM_GUID =3D E1AB8AC3-3EF1-4c6f-8D9F-ABE3EC67188E - PLATFORM_VERSION =3D 0.1 - DSC_SPECIFICATION =3D 0x00010005 - OUTPUT_DIRECTORY =3D Build/$(PLATFORM_NAME) - SUPPORTED_ARCHITECTURES =3D AARCH64 - BUILD_TARGETS =3D DEBUG|RELEASE - SKUID_IDENTIFIER =3D DEFAULT - FLASH_DEFINITION =3D Platform/Hisilicon/D02/$(PLATFORM_NAM= E).fdf - -!include Silicon/Hisilicon/Hisilicon.dsc.inc - -[LibraryClasses.common] - ArmLib|ArmPkg/Library/ArmLib/ArmBaseLib.inf - ArmPlatformLib|Silicon/Hisilicon/Library/ArmPlatformLibHisilicon/ArmPlat= formLib.inf - - I2CLib|Silicon/Hisilicon/Library/I2CLib/I2CLib.inf - TimerLib|ArmPkg/Library/ArmArchTimerLib/ArmArchTimerLib.inf - - IpmiCmdLib|Silicon/Hisilicon/Hi1610/Library/IpmiCmdLib/IpmiCmdLib.inf - - NetLib|MdeModulePkg/Library/DxeNetLib/DxeNetLib.inf - DpcLib|MdeModulePkg/Library/DxeDpcLib/DxeDpcLib.inf - HiiLib|MdeModulePkg/Library/UefiHiiLib/UefiHiiLib.inf - UefiHiiServicesLib|MdeModulePkg/Library/UefiHiiServicesLib/UefiHiiServic= esLib.inf - UefiScsiLib|MdePkg/Library/UefiScsiLib/UefiScsiLib.inf - UdpIoLib|MdeModulePkg/Library/DxeUdpIoLib/DxeUdpIoLib.inf - IpIoLib|MdeModulePkg/Library/DxeIpIoLib/DxeIpIoLib.inf - -!ifdef $(FDT_ENABLE) - #FDTUpdateLib - FdtUpdateLib|Platform/Hisilicon/D02/FdtUpdateLibD02/FdtUpdateLib.inf -!endif #$(FDT_ENABLE) - - CpldIoLib|Silicon/Hisilicon/Library/CpldIoLib/CpldIoLib.inf - - SerdesLib|Silicon/Hisilicon/Pv660/Library/Pv660Serdes/Pv660SerdesLib.inf - - TimeBaseLib|EmbeddedPkg/Library/TimeBaseLib/TimeBaseLib.inf - RealTimeClockLib|Silicon/Hisilicon/Library/DS3231RealTimeClockLib/DS3231= RealTimeClockLib.inf - OemMiscLib|Platform/Hisilicon/D02/Library/OemMiscLibD02/OemMiscLibD02.inf - OemAddressMapLib|Platform/Hisilicon/D02/Library/AddressMapPv660D02/OemAd= dressMapPv660D02.inf - PlatformSysCtrlLib|Silicon/Hisilicon/Pv660/Library/PlatformSysCtrlLibPv6= 60/PlatformSysCtrlLibPv660.inf - - CapsuleLib|MdeModulePkg/Library/DxeCapsuleLibNull/DxeCapsuleLibNull.inf - GenericBdsLib|IntelFrameworkModulePkg/Library/GenericBdsLib/GenericBdsLi= b.inf - PlatformBdsLib|Silicon/Hisilicon/Library/PlatformIntelBdsLib/PlatformInt= elBdsLib.inf - CustomizedDisplayLib|MdeModulePkg/Library/CustomizedDisplayLib/Customize= dDisplayLib.inf - -## GIC on D02/D03 is not fully ARM GIC compatible: IRQ cannot be cancelled= when -## input signal is de-asserted, except for virtual timer interrupt IRQ #27. -## So we choose to use virtual timer instead of physical one as a workarou= nd. -## This library instance is to override the original define in LibraryClas= ses.AARCH64 in Hisilicon.dsc.inc. -[LibraryClasses.AARCH64] - ArmGenericTimerCounterLib|ArmPkg/Library/ArmGenericTimerVirtCounterLib/A= rmGenericTimerVirtCounterLib.inf - -[LibraryClasses.common.SEC] - ArmPlatformLib|Silicon/Hisilicon/Library/ArmPlatformLibHisilicon/ArmPlat= formLibSec.inf - -[LibraryClasses.common.DXE_RUNTIME_DRIVER] - I2CLib|Silicon/Hisilicon/Library/I2CLib/I2CLibRuntime.inf - SerialPortLib|Silicon/Hisilicon/Library/Dw8250SerialPortRuntimeLib/Dw825= 0SerialPortRuntimeLib.inf - -[BuildOptions] - GCC:*_*_AARCH64_PLATFORM_FLAGS =3D=3D -I$(WORKSPACE)/Silicon/Hisilicon/P= v660/Include - - -##########################################################################= ###### -# -# Pcd Section - list of all EDK II PCD Entries defined by this Platform -# -##########################################################################= ###### - -[PcdsFeatureFlag.common] - - ## If TRUE, Graphics Output Protocol will be installed on virtual handle= created by ConsplitterDxe. - # It could be set FALSE to save size. - gEfiMdeModulePkgTokenSpaceGuid.PcdConOutGopSupport|FALSE - -[PcdsFixedAtBuild.common] - gArmPlatformTokenSpaceGuid.PcdCoreCount|8 - - gEfiMdeModulePkgTokenSpaceGuid.PcdMaxVariableSize|0x2000 - - # Stacks for MPCores in Normal World - gArmPlatformTokenSpaceGuid.PcdCPUCoresStackBase|0xE1000000 - gArmPlatformTokenSpaceGuid.PcdCPUCorePrimaryStackSize|0xFF00 - - gArmTokenSpaceGuid.PcdSystemMemoryBase|0x00000000 - gArmTokenSpaceGuid.PcdSystemMemorySize|0x3FC00000 - - # Size of the region used by UEFI in permanent memory (Reserved 64MB) - gArmPlatformTokenSpaceGuid.PcdSystemMemoryUefiRegionSize|0x10000000 - - ## SP805 Watchdog - Motherboard Watchdog - gArmPlatformTokenSpaceGuid.PcdSP805WatchdogBase|0x801e0000 - - ## Serial Terminal - gEfiMdeModulePkgTokenSpaceGuid.PcdSerialRegisterBase|0x80300000 - gEfiMdePkgTokenSpaceGuid.PcdUartDefaultBaudRate|115200 - - gHisiTokenSpaceGuid.PcdUartClkInHz|200000000 - - gHisiTokenSpaceGuid.PcdSerialPortSendDelay|10000000 - - gEfiMdePkgTokenSpaceGuid.PcdUartDefaultDataBits|8 - gEfiMdePkgTokenSpaceGuid.PcdUartDefaultParity|1 - gEfiMdePkgTokenSpaceGuid.PcdUartDefaultStopBits|1 - - gHisiTokenSpaceGuid.PcdM3SmmuBaseAddress|0xa0040000 - gHisiTokenSpaceGuid.PcdPcieSmmuBaseAddress|0xb0040000 - gHisiTokenSpaceGuid.PcdDsaSmmuBaseAddress|0xc0040000 - gHisiTokenSpaceGuid.PcdAlgSmmuBaseAddress|0xd0040000 - gEfiMdeModulePkgTokenSpaceGuid.PcdFirmwareVersionString|L"Hisilicon D02 = UEFI 16.08 RC1" - - gHisiTokenSpaceGuid.PcdSystemProductName|L"D02" - gHisiTokenSpaceGuid.PcdSystemVersion|L"Estuary" - gHisiTokenSpaceGuid.PcdBaseBoardProductName|L"D02" - gHisiTokenSpaceGuid.PcdBaseBoardVersion|L"Estuary" - - gHisiTokenSpaceGuid.PcdSlotPerChannelNum|0x2 - - # - # ARM PL390 General Interrupt Controller - # - gArmTokenSpaceGuid.PcdGicDistributorBase|0x8D000000 - gArmTokenSpaceGuid.PcdGicInterruptInterfaceBase|0xFE000000 - gArmTokenSpaceGuid.PcdGicRedistributorsBase|0x8D100000 - - ## DTB address at spi flash - gHisiTokenSpaceGuid.FdtFileAddress|0xA4B00000 - - gHisiTokenSpaceGuid.PcdNORFlashBase|0x90000000 - gHisiTokenSpaceGuid.PcdNORFlashCachableSize|0x8000000 - - # - # ARM Architectual Timer Frequency - # - gArmTokenSpaceGuid.PcdArmArchTimerFreqInHz|50000000 - - gHisiTokenSpaceGuid.PcdSysControlBaseAddress|0x80010000 - gHisiTokenSpaceGuid.PcdMailBoxAddress|0x0000FFF8 - gHisiTokenSpaceGuid.PcdCpldBaseAddress|0x98000000 - gHisiTokenSpaceGuid.PcdSFCCFGBaseAddress|0xA6000000 - gHisiTokenSpaceGuid.PcdSFCMEM0BaseAddress|0xA4000000 - - gHisiTokenSpaceGuid.PcdPeriSubctrlAddress|0x80000000 - - gHisiTokenSpaceGuid.PcdMdioSubctrlAddress|0x80000000 - - ## 1 SCCL + 1 SICL - gHisiTokenSpaceGuid.PcdPlatformDefaultPackageType|0x0 - gHisiTokenSpaceGuid.PcdArmPrimaryCoreTemp|0x80020000 - gHisiTokenSpaceGuid.PcdTopOfLowMemory|0x80000000 - gHisiTokenSpaceGuid.PcdBottomOfHighMemory|0x1000000000 - gHisiTokenSpaceGuid.PcdTrustedFirmwareEnable|0x1 - - gEfiMdeModulePkgTokenSpaceGuid.PcdResetOnMemoryTypeInformationChange|FAL= SE - gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdShellFile|{ 0x83, 0xA5, 0x0= 4, 0x7C, 0x3E, 0x9E, 0x1C, 0x4F, 0xAD, 0x65, 0xE0, 0x52, 0x68, 0xD0, 0xB4, = 0xD1 } - - gHisiTokenSpaceGuid.PcdPcieRootBridgeMask|0x6 # bit0:HB0RB0,bit1:HB0RB1,= bit2:HB0RB2,bit3:HB0RB3,bit4:HB1RB0,bit5:HB1RB1,bit6:HB1RB2,bit7:HB1RB3 - gHisiTokenSpaceGuid.PcdHb1BaseAddress|0x400000000000 # 4T - - gHisiTokenSpaceGuid.PcdHb0Rb0PciConfigurationSpaceBaseAddress|0x30000000= 000 - gHisiTokenSpaceGuid.PcdHb0Rb0PciConfigurationSpaceSize|0x10000000000 - - gHisiTokenSpaceGuid.PcdHb0Rb1PciConfigurationSpaceBaseAddress|0x22000000= 000 - gHisiTokenSpaceGuid.PcdHb0Rb1PciConfigurationSpaceSize|0x10000000 - - gHisiTokenSpaceGuid.PcdHb0Rb2PciConfigurationSpaceBaseAddress|0x24000000= 000 - gHisiTokenSpaceGuid.PcdHb0Rb2PciConfigurationSpaceSize|0x10000000 - - gHisiTokenSpaceGuid.PcdHb0Rb3PciConfigurationSpaceBaseAddress|0x26000000= 000 - gHisiTokenSpaceGuid.PcdHb0Rb3PciConfigurationSpaceSize|0x10000000 - - gHisiTokenSpaceGuid.PciHb0Rb0Base|0xb0070000 - gHisiTokenSpaceGuid.PciHb0Rb1Base|0xb0080000 - gHisiTokenSpaceGuid.PciHb0Rb2Base|0xb0090000 - gHisiTokenSpaceGuid.PciHb0Rb3Base|0xb00a0000 - - gHisiTokenSpaceGuid.PcdHb0Rb1PciRegionBaseAddress|0xb0000000 - gHisiTokenSpaceGuid.PcdHb0Rb1PciRegionSize|0x7feffff - - gHisiTokenSpaceGuid.PcdHb0Rb2PciRegionBaseAddress|0xc0000000 - gHisiTokenSpaceGuid.PcdHb0Rb2PciRegionSize|0x3feffff - - gHisiTokenSpaceGuid.PcdHb0Rb1CpuMemRegionBase|0x22008000000 - gHisiTokenSpaceGuid.PcdHb0Rb2CpuMemRegionBase|0x2400c000000 - - gHisiTokenSpaceGuid.PcdHb0Rb1CpuIoRegionBase|0x2200fff0000 - gHisiTokenSpaceGuid.PcdHb0Rb2CpuIoRegionBase|0x2400fff0000 - - gHisiTokenSpaceGuid.PcdHb0Rb1IoBase|0 - gHisiTokenSpaceGuid.PcdHb0Rb1IoSize|0xffff #64K - - gHisiTokenSpaceGuid.PcdHb0Rb2IoBase|0 - gHisiTokenSpaceGuid.PcdHb0Rb2IoSize|0xffff #64K - -##########################################################################= ###### -# -# Components Section - list of all EDK II Modules needed by this Platform -# -##########################################################################= ###### -[Components.common] - # - # PEI Phase modules - # - ArmPlatformPkg/PrePeiCore/PrePeiCoreMPCore.inf - MdeModulePkg/Core/Pei/PeiMain.inf - MdeModulePkg/Universal/PCD/Pei/Pcd.inf { - - PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf - } - ArmPlatformPkg/PlatformPei/PlatformPeim.inf - Platform/Hisilicon/D02/MemoryInitPei/MemoryInitPeim.inf - ArmPkg/Drivers/CpuPei/CpuPei.inf - IntelFrameworkModulePkg/Universal/StatusCode/Pei/StatusCodePei.inf - MdeModulePkg/Universal/FaultTolerantWritePei/FaultTolerantWritePei.inf - MdeModulePkg/Universal/Variable/Pei/VariablePei.inf - Platform/Hisilicon/D02/EarlyConfigPeim/EarlyConfigPeim.inf - Silicon/Hisilicon/Drivers/VersionInfoPeim/VersionInfoPeim.inf - - MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf { - - NULL|IntelFrameworkModulePkg/Library/LzmaCustomDecompressLib/LzmaCus= tomDecompressLib.inf - } - - # - # DXE - # - MdeModulePkg/Core/Dxe/DxeMain.inf { - - NULL|MdeModulePkg/Library/DxeCrc32GuidedSectionExtractLib/DxeCrc32Gu= idedSectionExtractLib.inf - } - MdeModulePkg/Universal/PCD/Dxe/Pcd.inf { - - PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf - } - - Silicon/Hisilicon/Pv660/Drivers/IoInitDxe/IoInitDxe.inf - - # - # Architectural Protocols - # - ArmPkg/Drivers/CpuDxe/CpuDxe.inf - MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf - - Silicon/Hisilicon/Drivers/NorFlashDxe/NorFlashDxe.inf - - - Platform/Hisilicon/D02/OemNicConfigD02/OemNicConfigD02.inf - - Platform/Hisilicon/D02/Drivers/SFC/SfcDxeDriver.inf - - MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf - MdeModulePkg/Universal/Variable/EmuRuntimeDxe/EmuVariableRuntimeDxe.inf - Silicon/Hisilicon/Drivers/FlashFvbDxe/FlashFvbDxe.inf - MdeModulePkg/Universal/Variable/RuntimeDxe/VariableRuntimeDxe.inf { - - NULL|MdeModulePkg/Library/VarCheckUefiLib/VarCheckUefiLib.inf - BaseMemoryLib|MdePkg/Library/BaseMemoryLib/BaseMemoryLib.inf - } - MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf - MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteDxe.inf - EmbeddedPkg/EmbeddedMonotonicCounter/EmbeddedMonotonicCounter.inf - - MdeModulePkg/Universal/MonotonicCounterRuntimeDxe/MonotonicCounterRuntim= eDxe.inf - MdeModulePkg/Universal/ResetSystemRuntimeDxe/ResetSystemRuntimeDxe.inf - EmbeddedPkg/RealTimeClockRuntimeDxe/RealTimeClockRuntimeDxe.inf - EmbeddedPkg/MetronomeDxe/MetronomeDxe.inf - - MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf - MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf - MdeModulePkg/Universal/Console/GraphicsConsoleDxe/GraphicsConsoleDxe.inf - MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf - MdeModulePkg/Universal/SerialDxe/SerialDxe.inf - - # Simple TextIn/TextOut for UEFI Terminal - EmbeddedPkg/SimpleTextInOutSerial/SimpleTextInOutSerial.inf - - MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf - - ArmPkg/Drivers/ArmGic/ArmGicDxe.inf - - ArmPkg/Drivers/TimerDxe/TimerDxe.inf - ArmPlatformPkg/Drivers/SP805WatchdogDxe/SP805WatchdogDxe.inf - - IntelFrameworkModulePkg/Universal/StatusCode/RuntimeDxe/StatusCodeRuntim= eDxe.inf - # - #ACPI - # - MdeModulePkg/Universal/Acpi/AcpiPlatformDxe/AcpiPlatformDxe.inf - MdeModulePkg/Universal/Acpi/AcpiTableDxe/AcpiTableDxe.inf - - Silicon/Hisilicon/Pv660/Pv660AcpiTables/AcpiTables.inf - Silicon/Hisilicon/Drivers/AcpiPlatformDxe/AcpiPlatformDxe.inf - Silicon/Hisilicon/Pv660/Drivers/UnInstallAcpiTableDxe/UnInstallAcpiTable= .inf - - #Pci Express - Silicon/Hisilicon/Pv660/Drivers/PcieInitDxe/PcieInitDxe.inf - Silicon/Hisilicon/Drivers/PciHostBridgeDxe/PciHostBridgeDxe.inf { - - DmaLib|EmbeddedPkg/Library/NonCoherentDmaLib/NonCoherentDmaLib.inf - NULL|Platform/Hisilicon/D02/Library/PlatformPciLib/PlatformPciLib.i= nf - } - MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.inf - - # - #network - # - Platform/Hisilicon/D02/Drivers/Net/SnpPV600Dxe/SnpPV600Dxe.inf - MdeModulePkg/Universal/Network/ArpDxe/ArpDxe.inf - MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Dxe.inf - MdeModulePkg/Universal/Network/DpcDxe/DpcDxe.inf - MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Dxe.inf - MdeModulePkg/Universal/Network/MnpDxe/MnpDxe.inf - MdeModulePkg/Universal/Network/Mtftp4Dxe/Mtftp4Dxe.inf - MdeModulePkg/Universal/Network/Tcp4Dxe/Tcp4Dxe.inf - MdeModulePkg/Universal/Network/Udp4Dxe/Udp4Dxe.inf - MdeModulePkg/Universal/Network/UefiPxeBcDxe/UefiPxeBcDxe.inf - - # - # FAT filesystem + GPT/MBR partitioning - # - MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf - MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.inf - MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf - - Silicon/Hisilicon/Drivers/SasV1Dxe/SasV1Dxe.inf { - - DmaLib|EmbeddedPkg/Library/NonCoherentDmaLib/NonCoherentDmaLib.inf - } - MdeModulePkg/Bus/Scsi/ScsiBusDxe/ScsiBusDxe.inf - MdeModulePkg/Bus/Scsi/ScsiDiskDxe/ScsiDiskDxe.inf - Silicon/Hisilicon/Pv660/Drivers/SasInitDxe/SasV1Init.inf - - MdeModulePkg/Application/HelloWorld/HelloWorld.inf - # - # Bds - # - MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf - - Platform/Hisilicon/D02/Drivers/AtaAtapiPassThru/AtaAtapiPassThru.inf - MdeModulePkg/Bus/Ata/AtaBusDxe/AtaBusDxe.inf - - # - # USB Support - # - Silicon/Hisilicon/Drivers/VirtualEhciPciIo/VirtualEhciPciIo.inf - MdeModulePkg/Bus/Pci/NonDiscoverablePciDeviceDxe/NonDiscoverablePciDevic= eDxe.inf - MdeModulePkg/Bus/Pci/EhciDxe/EhciDxe.inf - MdeModulePkg/Bus/Usb/UsbBusDxe/UsbBusDxe.inf - MdeModulePkg/Bus/Usb/UsbMassStorageDxe/UsbMassStorageDxe.inf - - - MdeModulePkg/Universal/SmbiosDxe/SmbiosDxe.inf - Silicon/Hisilicon/Drivers/Smbios/SmbiosMiscDxe/SmbiosMiscDxe.inf - Silicon/Hisilicon/Drivers/Smbios/MemorySubClassDxe/MemorySubClassDxe.inf - Silicon/Hisilicon/Drivers/Smbios/ProcessorSubClassDxe/ProcessorSubClassD= xe.inf - -!ifdef $(FDT_ENABLE) - Silicon/Hisilicon/Drivers/UpdateFdtDxe/UpdateFdtDxe.inf { - - BaseMemoryLib|MdePkg/Library/BaseMemoryLib/BaseMemoryLib.inf - } -!endif #$(FDT_ENABLE) - - # - # Memory test - # - MdeModulePkg/Universal/MemoryTest/GenericMemoryTestDxe/GenericMemoryTest= Dxe.inf - - MdeModulePkg/Universal/DisplayEngineDxe/DisplayEngineDxe.inf - MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserDxe.inf - IntelFrameworkModulePkg/Universal/BdsDxe/BdsDxe.inf - - # - # UEFI application (Shell Embedded Boot Loader) - # - ShellPkg/Application/Shell/Shell.inf { - - ShellCommandLib|ShellPkg/Library/UefiShellCommandLib/UefiShellComman= dLib.inf - NULL|ShellPkg/Library/UefiShellLevel2CommandsLib/UefiShellLevel2Comm= andsLib.inf - NULL|ShellPkg/Library/UefiShellLevel1CommandsLib/UefiShellLevel1Comm= andsLib.inf - NULL|ShellPkg/Library/UefiShellLevel3CommandsLib/UefiShellLevel3Comm= andsLib.inf - NULL|ShellPkg/Library/UefiShellDriver1CommandsLib/UefiShellDriver1Co= mmandsLib.inf - NULL|ShellPkg/Library/UefiShellDebug1CommandsLib/UefiShellDebug1Comm= andsLib.inf - NULL|ShellPkg/Library/UefiShellInstall1CommandsLib/UefiShellInstall1= CommandsLib.inf - NULL|ShellPkg/Library/UefiShellNetwork1CommandsLib/UefiShellNetwork1= CommandsLib.inf - HandleParsingLib|ShellPkg/Library/UefiHandleParsingLib/UefiHandlePar= singLib.inf - PrintLib|MdePkg/Library/BasePrintLib/BasePrintLib.inf - BcfgCommandLib|ShellPkg/Library/UefiShellBcfgCommandLib/UefiShellBcf= gCommandLib.inf -!ifdef $(INCLUDE_DP) - NULL|ShellPkg/Library/UefiDpLib/UefiDpLib.inf -!endif #$(INCLUDE_DP) - - - gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0xFF - gEfiShellPkgTokenSpaceGuid.PcdShellLibAutoInitialize|FALSE - gEfiMdePkgTokenSpaceGuid.PcdUefiLibMaxPrintBufferSize|8000 - } -!ifdef $(INCLUDE_TFTP_COMMAND) - ShellPkg/DynamicCommand/TftpDynamicCommand/TftpDynamicCommand.inf -!endif #$(INCLUDE_TFTP_COMMAND) diff --git a/Platform/Hisilicon/D02/Pv660D02.fdf b/Platform/Hisilicon/D02/P= v660D02.fdf deleted file mode 100644 index f0934a86f4..0000000000 --- a/Platform/Hisilicon/D02/Pv660D02.fdf +++ /dev/null @@ -1,321 +0,0 @@ -# -# Copyright (c) 2011, 2012, ARM Limited. All rights reserved. -# Copyright (c) 2015, Hisilicon Limited. All rights reserved. -# Copyright (c) 2015, Linaro Limited. All rights reserved. -# -# This program and the accompanying materials -# are licensed and made available under the terms and conditions of the B= SD License -# which accompanies this distribution. The full text of the license may = be found at -# http://opensource.org/licenses/bsd-license.php -# -# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, -# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IM= PLIED. -# - -[DEFINES] - -##########################################################################= ###### -# -# FD Section -# The [FD] Section is made up of the definition statements and a -# description of what goes into the Flash Device Image. Each FD section -# defines one flash "device" image. A flash device image may be one of -# the following: Removable media bootable image (like a boot floppy -# image,) an Option ROM image (that would be "flashed" into an add-in -# card,) a System "Flash" image (that would be burned into a system's -# flash) or an Update ("Capsule") image that will be used to update and -# existing system flash. -# -##########################################################################= ###### - -[FD.PV660D02] -BaseAddress =3D 0xA4800000|gArmTokenSpaceGuid.PcdFdBaseAddress # The ba= se address of the Firmware in NOR Flash. - -Size =3D 0x00300000|gArmTokenSpaceGuid.PcdFdSize # The si= ze in bytes of the FLASH Device -ErasePolarity =3D 1 - -# This one is tricky, it must be: BlockSize * NumBlocks =3D Size -BlockSize =3D 0x00010000 -NumBlocks =3D 0x30 - -##########################################################################= ###### -# -# Following are lists of FD Region layout which correspond to the location= s of different -# images within the flash device. -# -# Regions must be defined in ascending order and may not overlap. -# -# A Layout Region start with a eight digit hex offset (leading "0x" requir= ed) followed by -# the pipe "|" character, followed by the size of the region, also in hex = with the leading -# "0x" characters. Like: -# Offset|Size -# PcdOffsetCName|PcdSizeCName -# RegionType -# -##########################################################################= ###### - -0x00000000|0x00040000 -gArmTokenSpaceGuid.PcdSecureFvBaseAddress|gArmTokenSpaceGuid.PcdSecureFvSi= ze -FILE =3D Platform/Hisilicon/D02/Sec/FVMAIN_SEC.Fv - -0x00040000|0x00240000 -gArmTokenSpaceGuid.PcdFvBaseAddress|gArmTokenSpaceGuid.PcdFvSize -FV =3D FVMAIN_COMPACT - -## Place for Trusted Firmware -0x00280000|0x00020000 -gHisiTokenSpaceGuid.PcdTrustedFirmwareBL1Base -FILE =3D Platform/Hisilicon/D02/bl1.bin -0x002a0000|0x00020000 -FILE =3D Platform/Hisilicon/D02/fip.bin - -0x002e0000|0x0000e000 -gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableBase|gEfiMdeModule= PkgTokenSpaceGuid.PcdFlashNvStorageVariableSize -DATA =3D { - ## This is the EFI_FIRMWARE_VOLUME_HEADER - 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, - 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, - # FileSystemGuid: gEfiSystemNvDataFvGuid =3D - 0x8D, 0x2B, 0xF1, 0xFF, 0x96, 0x76, 0x8B, 0x4C, - 0xA9, 0x85, 0x27, 0x47, 0x07, 0x5B, 0x4F, 0x50, - # FvLength: 0x20000 - 0x00, 0x00, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, - #Signature "_FVH" #Attributes - 0x5f, 0x46, 0x56, 0x48, 0xff, 0xfe, 0x04, 0x00, - #HeaderLength #CheckSum #ExtHeaderOffset #Reserved #Revision - 0x48, 0x00, 0x36, 0x09, 0x00, 0x00, 0x00, 0x02, - #Blockmap[0]: 2 Blocks * 0x10000 Bytes / Block - 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00, - #Blockmap[1]: End - 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, - ## This is the VARIABLE_STORE_HEADER gEfiVariableGuid - 0x16, 0x36, 0xcf, 0xdd, 0x75, 0x32, 0x64, 0x41, - 0x98, 0xb6, 0xfe, 0x85, 0x70, 0x7f, 0xfe, 0x7d, - #Size: 0xe000 (gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableS= ize) - 0x48 (size of EFI_FIRMWARE_VOLUME_HEADER) =3D 0xdFB8 - 0xB8, 0xdF, 0x00, 0x00, - #FORMATTED: 0x5A #HEALTHY: 0xFE #Reserved: UINT16 #Reserved1: UINT32 - 0x5A, 0xFE, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 -} - -0x002ee000|0x00002000 -gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingBase|gEfiMdeModu= lePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingSize -#NV_FTW_WORKING -DATA =3D { - # EFI_FAULT_TOLERANT_WORKING_BLOCK_HEADER->Signature =3D gEdkiiWorkingBl= ockSignatureGuid =3D - 0x2B, 0x29, 0x58, 0x9E, 0x68, 0x7C, 0x7D, 0x49, - 0xA0, 0xCE, 0x65, 0x0 , 0xFD, 0x9F, 0x1B, 0x95, - # Crc:UINT32 #WorkingBlockValid:1, WorkingBlockInvalid:1, Res= erved - 0xE2, 0x33, 0xF2, 0x03, 0xFE, 0xFF, 0xFF, 0xFF, - # WriteQueueSize: UINT64 #Size: 0x2000 - 0x20 (FTW_WORKING_HEADER) =3D 0= x1FE0 - 0xE0, 0x1F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 -} - -0x002f0000|0x00010000 -gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareBase|gEfiMdeModule= PkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareSize - -##########################################################################= ###### -# -# FV Section -# -# [FV] section is used to define what components or modules are placed wit= hin a flash -# device file. This section also defines order the components and modules= are positioned -# within the image. The [FV] section consists of define statements, set s= tatements and -# module statements. -# -##########################################################################= ###### - -[FV.FvMain] -BlockSize =3D 0x40 -NumBlocks =3D 0 # This FV gets compressed so make it just= big enough -FvAlignment =3D 16 # FV alignment and FV attributes setting. -ERASE_POLARITY =3D 1 -MEMORY_MAPPED =3D TRUE -STICKY_WRITE =3D TRUE -LOCK_CAP =3D TRUE -LOCK_STATUS =3D TRUE -WRITE_DISABLED_CAP =3D TRUE -WRITE_ENABLED_CAP =3D TRUE -WRITE_STATUS =3D TRUE -WRITE_LOCK_CAP =3D TRUE -WRITE_LOCK_STATUS =3D TRUE -READ_DISABLED_CAP =3D TRUE -READ_ENABLED_CAP =3D TRUE -READ_STATUS =3D TRUE -READ_LOCK_CAP =3D TRUE -READ_LOCK_STATUS =3D TRUE - - INF MdeModulePkg/Core/Dxe/DxeMain.inf - INF MdeModulePkg/Universal/PCD/Dxe/Pcd.inf - - INF Silicon/Hisilicon/Pv660/Drivers/IoInitDxe/IoInitDxe.inf - - # - # PI DXE Drivers producing Architectural Protocols (EFI Services) - # - INF ArmPkg/Drivers/CpuDxe/CpuDxe.inf - INF MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf - - INF MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf - INF Silicon/Hisilicon/Drivers/NorFlashDxe/NorFlashDxe.inf - INF Platform/Hisilicon/D02/Drivers/SFC/SfcDxeDriver.inf - - INF Platform/Hisilicon/D02/OemNicConfigD02/OemNicConfigD02.inf - - # PCI Express - INF Silicon/Hisilicon/Pv660/Drivers/PcieInitDxe/PcieInitDxe.inf - INF Silicon/Hisilicon/Drivers/PciHostBridgeDxe/PciHostBridgeDxe.inf - INF MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.inf - - INF Silicon/Hisilicon/Drivers/FlashFvbDxe/FlashFvbDxe.inf - INF MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteDxe.i= nf - INF MdeModulePkg/Universal/Variable/RuntimeDxe/VariableRuntimeDxe.inf - ## Sometimes we need to switch to emulated variable store for debug reas= on - #INF MdeModulePkg/Universal/Variable/EmuRuntimeDxe/EmuVariableRuntimeDxe= .inf - - INF MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf - INF EmbeddedPkg/EmbeddedMonotonicCounter/EmbeddedMonotonicCounter.inf - - INF MdeModulePkg/Universal/ResetSystemRuntimeDxe/ResetSystemRuntimeDxe.i= nf - INF EmbeddedPkg/RealTimeClockRuntimeDxe/RealTimeClockRuntimeDxe.inf - INF EmbeddedPkg/MetronomeDxe/MetronomeDxe.inf - - INF MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf - - # - # Multiple Console IO support - # - INF MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf - INF MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf - INF MdeModulePkg/Universal/Console/GraphicsConsoleDxe/GraphicsConsoleDxe= .inf - INF MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf - INF MdeModulePkg/Universal/SerialDxe/SerialDxe.inf - - # Simple TextIn/TextOut for UEFI Terminal - # This is simpler than generic serial console and may be used for debug - #INF EmbeddedPkg/SimpleTextInOutSerial/SimpleTextInOutSerial.inf - - INF ArmPkg/Drivers/ArmGic/ArmGicDxe.inf - INF ArmPkg/Drivers/TimerDxe/TimerDxe.inf - INF ArmPlatformPkg/Drivers/SP805WatchdogDxe/SP805WatchdogDxe.inf - - # - # FAT filesystem + GPT/MBR partitioning - # - INF MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf - INF MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.inf - INF FatBinPkg/EnhancedFatDxe/Fat.inf - INF MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.i= nf - INF IntelFrameworkModulePkg/Universal/StatusCode/RuntimeDxe/StatusCodeRu= ntimeDxe.inf - - INF Silicon/Hisilicon/Drivers/SasV1Dxe/SasV1Dxe.inf - INF MdeModulePkg/Bus/Scsi/ScsiBusDxe/ScsiBusDxe.inf - INF MdeModulePkg/Bus/Scsi/ScsiDiskDxe/ScsiDiskDxe.inf - INF Silicon/Hisilicon/Pv660/Drivers/SasInitDxe/SasV1Init.inf - - INF MdeModulePkg/Universal/SmbiosDxe/SmbiosDxe.inf - INF Silicon/Hisilicon/Drivers/Smbios/SmbiosMiscDxe/SmbiosMiscDxe.inf - INF Silicon/Hisilicon/Drivers/Smbios/MemorySubClassDxe/MemorySubClassDxe= .inf - INF Silicon/Hisilicon/Drivers/Smbios/ProcessorSubClassDxe/ProcessorSubCl= assDxe.inf - - # - #ACPI - # - INF MdeModulePkg/Universal/Acpi/AcpiTableDxe/AcpiTableDxe.inf - INF MdeModulePkg/Universal/Acpi/AcpiPlatformDxe/AcpiPlatformDxe.inf - - INF RuleOverride=3DACPITABLE Silicon/Hisilicon/Pv660/Pv660AcpiTables/Acp= iTables.inf - INF Silicon/Hisilicon/Drivers/AcpiPlatformDxe/AcpiPlatformDxe.inf - - # - #Network - # - INF Platform/Hisilicon/D02/Drivers/Net/SnpPV600Dxe/SnpPV600Dxe.inf - - INF MdeModulePkg/Universal/Network/ArpDxe/ArpDxe.inf - INF MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Dxe.inf - INF MdeModulePkg/Universal/Network/DpcDxe/DpcDxe.inf - INF MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Dxe.inf - INF MdeModulePkg/Universal/Network/MnpDxe/MnpDxe.inf - INF MdeModulePkg/Universal/Network/Mtftp4Dxe/Mtftp4Dxe.inf - INF MdeModulePkg/Universal/Network/Tcp4Dxe/Tcp4Dxe.inf - INF MdeModulePkg/Universal/Network/Udp4Dxe/Udp4Dxe.inf - INF MdeModulePkg/Universal/Network/UefiPxeBcDxe/UefiPxeBcDxe.inf - -!ifdef $(FDT_ENABLE) - INF Silicon/Hisilicon/Drivers/UpdateFdtDxe/UpdateFdtDxe.inf -!endif #$(FDT_ENABLE) - - INF Silicon/Hisilicon/Pv660/Drivers/UnInstallAcpiTableDxe/UnInstallAcpiT= able.inf - - # - #Sata - # - INF Platform/Hisilicon/D02/Drivers/AtaAtapiPassThru/AtaAtapiPassThru.inf - INF MdeModulePkg/Bus/Ata/AtaBusDxe/AtaBusDxe.inf - - # - # USB Support - # - INF Silicon/Hisilicon/Drivers/VirtualEhciPciIo/VirtualEhciPciIo.inf - INF MdeModulePkg/Bus/Pci/NonDiscoverablePciDeviceDxe/NonDiscoverablePciD= eviceDxe.inf - INF MdeModulePkg/Bus/Pci/EhciDxe/EhciDxe.inf - INF MdeModulePkg/Bus/Usb/UsbBusDxe/UsbBusDxe.inf - INF MdeModulePkg/Bus/Usb/UsbMassStorageDxe/UsbMassStorageDxe.inf - - # - # Build Shell from latest source code instead of prebuilt binary - # - INF ShellPkg/Application/Shell/Shell.inf -!ifdef $(INCLUDE_TFTP_COMMAND) - INF ShellPkg/DynamicCommand/TftpDynamicCommand/TftpDynamicCommand.inf -!endif #$(INCLUDE_TFTP_COMMAND) - - # - # Bds - # - INF MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf - - INF MdeModulePkg/Universal/MemoryTest/GenericMemoryTestDxe/GenericMemory= TestDxe.inf - INF MdeModulePkg/Universal/DisplayEngineDxe/DisplayEngineDxe.inf - INF MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserDxe.inf - INF IntelFrameworkModulePkg/Universal/BdsDxe/BdsDxe.inf - -[FV.FVMAIN_COMPACT] -FvAlignment =3D 16 -ERASE_POLARITY =3D 1 -MEMORY_MAPPED =3D TRUE -STICKY_WRITE =3D TRUE -LOCK_CAP =3D TRUE -LOCK_STATUS =3D TRUE -WRITE_DISABLED_CAP =3D TRUE -WRITE_ENABLED_CAP =3D TRUE -WRITE_STATUS =3D TRUE -WRITE_LOCK_CAP =3D TRUE -WRITE_LOCK_STATUS =3D TRUE -READ_DISABLED_CAP =3D TRUE -READ_ENABLED_CAP =3D TRUE -READ_STATUS =3D TRUE -READ_LOCK_CAP =3D TRUE -READ_LOCK_STATUS =3D TRUE - - INF ArmPlatformPkg/PrePeiCore/PrePeiCoreMPCore.inf - INF MdeModulePkg/Core/Pei/PeiMain.inf - INF ArmPlatformPkg/PlatformPei/PlatformPeim.inf - INF Silicon/Hisilicon/Drivers/VersionInfoPeim/VersionInfoPeim.inf - INF Platform/Hisilicon/D02/MemoryInitPei/MemoryInitPeim.inf - INF ArmPkg/Drivers/CpuPei/CpuPei.inf - INF MdeModulePkg/Universal/PCD/Pei/Pcd.inf - INF IntelFrameworkModulePkg/Universal/StatusCode/Pei/StatusCodePei.inf - - INF Platform/Hisilicon/D02/EarlyConfigPeim/EarlyConfigPeim.inf - INF MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf - - FILE FV_IMAGE =3D 9E21FD93-9C72-4c15-8C4B-E77F1DB2D792 { - SECTION GUIDED EE4E5898-3914-4259-9D6E-DC7BD79403CF PROCESSING_REQUIRE= D =3D TRUE { - SECTION FV_IMAGE =3D FVMAIN - } - } - - -!include Silicon/Hisilicon/Hisilicon.fdf.inc - diff --git a/Platform/Hisilicon/D02/EarlyConfigPeim/EarlyConfigPeim.inf b/P= latform/Hisilicon/D02/EarlyConfigPeim/EarlyConfigPeim.inf deleted file mode 100644 index 3f3f81ced4..0000000000 --- a/Platform/Hisilicon/D02/EarlyConfigPeim/EarlyConfigPeim.inf +++ /dev/null @@ -1,53 +0,0 @@ -#/** @file -# -# Copyright (c) 2015, Hisilicon Limited. All rights reserved. -# Copyright (c) 2015, Linaro Limited. All rights reserved. -# -# This program and the accompanying materials -# are licensed and made available under the terms and conditions of the= BSD License -# which accompanies this distribution. The full text of the license may= be found at -# http://opensource.org/licenses/bsd-license.php -# -# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, -# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR = IMPLIED. -# -#**/ - -[Defines] - INF_VERSION =3D 0x00010005 - BASE_NAME =3D EarlyConfigPeim - FILE_GUID =3D ECAE8400-9CCE-4BA5-9B44-74CAABE4DA79 - MODULE_TYPE =3D PEIM - VERSION_STRING =3D 1.0 - ENTRY_POINT =3D EarlyConfigEntry - -[Sources.common] - EarlyConfigPeim.c - -[Packages] - MdePkg/MdePkg.dec - MdeModulePkg/MdeModulePkg.dec - ArmPkg/ArmPkg.dec - - Silicon/Hisilicon/HisiPkg.dec - -[LibraryClasses] - PeimEntryPoint - PcdLib - DebugLib - IoLib - CacheMaintenanceLib - ArmLib - - PlatformSysCtrlLib - -[Pcd] - gHisiTokenSpaceGuid.PcdMailBoxAddress - gHisiTokenSpaceGuid.PcdPeriSubctrlAddress - -[Depex] -## As we will clean mailbox in this module, need to wait memory init compl= ete - gEfiPeiMemoryDiscoveredPpiGuid - -[BuildOptions] - diff --git a/Platform/Hisilicon/D02/FdtUpdateLibD02/FdtUpdateLib.inf b/Plat= form/Hisilicon/D02/FdtUpdateLibD02/FdtUpdateLib.inf deleted file mode 100644 index e8818995d6..0000000000 --- a/Platform/Hisilicon/D02/FdtUpdateLibD02/FdtUpdateLib.inf +++ /dev/null @@ -1,43 +0,0 @@ -#/** @file -# -# Copyright (c) 2015, Hisilicon Limited. All rights reserved. -# Copyright (c) 2015, Linaro Limited. All rights reserved. -# -# This program and the accompanying materials -# are licensed and made available under the terms and conditions of the= BSD License -# which accompanies this distribution. The full text of the license may= be found at -# http://opensource.org/licenses/bsd-license.php -# -# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, -# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR = IMPLIED. -# -#**/ - -[Defines] - INF_VERSION =3D 0x00010005 - BASE_NAME =3D FdtUpdateLib - FILE_GUID =3D 0F9ADE24-46B4-4506-8802-60C519B56133 - MODULE_TYPE =3D BASE - VERSION_STRING =3D 1.0 - LIBRARY_CLASS =3D FdtUpdateLib - - -[Sources.common] - FdtUpdateLib.c - - -[Packages] - MdePkg/MdePkg.dec - MdeModulePkg/MdeModulePkg.dec - EmbeddedPkg/EmbeddedPkg.dec - OpenPlatformPkg/Chips/Hisilicon/HisiPkg.dec - -[LibraryClasses] - FdtLib - OemAddressMapLib - -[Protocols] - gHisiBoardNicProtocolGuid - -[Pcd] - diff --git a/Platform/Hisilicon/D02/Library/OemMiscLibD02/OemMiscLibD02.inf= b/Platform/Hisilicon/D02/Library/OemMiscLibD02/OemMiscLibD02.inf deleted file mode 100644 index 3b50ddf9bc..0000000000 --- a/Platform/Hisilicon/D02/Library/OemMiscLibD02/OemMiscLibD02.inf +++ /dev/null @@ -1,45 +0,0 @@ -#/** @file -# -# Copyright (c) 2015, Hisilicon Limited. All rights reserved. -# Copyright (c) 2015, Linaro Limited. All rights reserved. -# -# This program and the accompanying materials -# are licensed and made available under the terms and conditions of the= BSD License -# which accompanies this distribution. The full text of the license may= be found at -# http://opensource.org/licenses/bsd-license.php -# -# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, -# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR = IMPLIED. -# -#**/ - -[Defines] - INF_VERSION =3D 0x00010005 - BASE_NAME =3D OemMiscLibD02 - FILE_GUID =3D 1DCE7EC8-3DB6-47cf-A2B5-717FD9AB2570 - MODULE_TYPE =3D BASE - VERSION_STRING =3D 1.0 - LIBRARY_CLASS =3D OemMiscLib - -[Sources.common] - BoardFeatureD02.c - OemMiscLibD02.c - BoardFeatureD02Strings.uni - -[Packages] - MdePkg/MdePkg.dec - MdeModulePkg/MdeModulePkg.dec - ArmPkg/ArmPkg.dec - - Platform/Hisilicon/D02/Pv660D02.dec - Silicon/Hisilicon/HisiPkg.dec - -[LibraryClasses] - SerialPortLib - CpldIoLib - -[BuildOptions] - -[Pcd] - gHisiTokenSpaceGuid.PcdTrustedFirmwareEnable - diff --git a/Platform/Hisilicon/D02/Library/PlatformPciLib/PlatformPciLib.i= nf b/Platform/Hisilicon/D02/Library/PlatformPciLib/PlatformPciLib.inf deleted file mode 100644 index ab3b62b74f..0000000000 --- a/Platform/Hisilicon/D02/Library/PlatformPciLib/PlatformPciLib.inf +++ /dev/null @@ -1,182 +0,0 @@ -## @file -# -# Copyright (c) 2016, Hisilicon Limited. All rights reserved.
-# Copyright (c) 2016, Linaro Limited. All rights reserved.
-# -# This program and the accompanying materials -# are licensed and made available under the terms and conditions of the B= SD License -# which accompanies this distribution. The full text of the license may b= e found at -# http://opensource.org/licenses/bsd-license.php -# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, -# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IM= PLIED. -# -# -## - -[Defines] - INF_VERSION =3D 0x00010005 - BASE_NAME =3D PlatformPciLib - FILE_GUID =3D 128F1E1E-A921-4277-A796-A4A47B96B7D2 - MODULE_TYPE =3D BASE - VERSION_STRING =3D 1.0 - -[Sources] - PlatformPciLib.c - -[Packages] - MdePkg/MdePkg.dec - Silicon/Hisilicon/HisiPkg.dec - -[LibraryClasses] - PcdLib - -[FixedPcd] - gHisiTokenSpaceGuid.PcdHb1BaseAddress - gHisiTokenSpaceGuid.PcdHb0Rb0PciConfigurationSpaceBaseAddress - gHisiTokenSpaceGuid.PcdHb0Rb0PciConfigurationSpaceSize - gHisiTokenSpaceGuid.PcdHb0Rb1PciConfigurationSpaceBaseAddress - gHisiTokenSpaceGuid.PcdHb0Rb1PciConfigurationSpaceSize - gHisiTokenSpaceGuid.PcdHb0Rb2PciConfigurationSpaceBaseAddress - gHisiTokenSpaceGuid.PcdHb0Rb2PciConfigurationSpaceSize - gHisiTokenSpaceGuid.PcdHb0Rb3PciConfigurationSpaceBaseAddress - gHisiTokenSpaceGuid.PcdHb0Rb3PciConfigurationSpaceSize - gHisiTokenSpaceGuid.PcdHb0Rb4PciConfigurationSpaceBaseAddress - gHisiTokenSpaceGuid.PcdHb0Rb4PciConfigurationSpaceSize - gHisiTokenSpaceGuid.PcdHb0Rb5PciConfigurationSpaceBaseAddress - gHisiTokenSpaceGuid.PcdHb0Rb5PciConfigurationSpaceSize - gHisiTokenSpaceGuid.PcdHb0Rb6PciConfigurationSpaceBaseAddress - gHisiTokenSpaceGuid.PcdHb0Rb6PciConfigurationSpaceSize - gHisiTokenSpaceGuid.PcdHb0Rb7PciConfigurationSpaceBaseAddress - gHisiTokenSpaceGuid.PcdHb0Rb7PciConfigurationSpaceSize - gHisiTokenSpaceGuid.PcdHb1Rb0PciConfigurationSpaceBaseAddress - gHisiTokenSpaceGuid.PcdHb1Rb0PciConfigurationSpaceSize - gHisiTokenSpaceGuid.PcdHb1Rb1PciConfigurationSpaceBaseAddress - gHisiTokenSpaceGuid.PcdHb1Rb1PciConfigurationSpaceSize - gHisiTokenSpaceGuid.PcdHb1Rb2PciConfigurationSpaceBaseAddress - gHisiTokenSpaceGuid.PcdHb1Rb2PciConfigurationSpaceSize - gHisiTokenSpaceGuid.PcdHb1Rb3PciConfigurationSpaceBaseAddress - gHisiTokenSpaceGuid.PcdHb1Rb3PciConfigurationSpaceSize - gHisiTokenSpaceGuid.PcdHb1Rb4PciConfigurationSpaceBaseAddress - gHisiTokenSpaceGuid.PcdHb1Rb4PciConfigurationSpaceSize - gHisiTokenSpaceGuid.PcdHb1Rb5PciConfigurationSpaceBaseAddress - gHisiTokenSpaceGuid.PcdHb1Rb5PciConfigurationSpaceSize - gHisiTokenSpaceGuid.PcdHb1Rb6PciConfigurationSpaceBaseAddress - gHisiTokenSpaceGuid.PcdHb1Rb6PciConfigurationSpaceSize - gHisiTokenSpaceGuid.PcdHb1Rb7PciConfigurationSpaceBaseAddress - gHisiTokenSpaceGuid.PcdHb1Rb7PciConfigurationSpaceSize - gHisiTokenSpaceGuid.PciHb0Rb0Base - gHisiTokenSpaceGuid.PciHb0Rb1Base - gHisiTokenSpaceGuid.PciHb0Rb2Base - gHisiTokenSpaceGuid.PciHb0Rb3Base - gHisiTokenSpaceGuid.PciHb0Rb4Base - gHisiTokenSpaceGuid.PciHb0Rb5Base - gHisiTokenSpaceGuid.PciHb0Rb6Base - gHisiTokenSpaceGuid.PciHb0Rb7Base - gHisiTokenSpaceGuid.PciHb1Rb0Base - gHisiTokenSpaceGuid.PciHb1Rb1Base - gHisiTokenSpaceGuid.PciHb1Rb2Base - gHisiTokenSpaceGuid.PciHb1Rb3Base - gHisiTokenSpaceGuid.PciHb1Rb4Base - gHisiTokenSpaceGuid.PciHb1Rb5Base - gHisiTokenSpaceGuid.PciHb1Rb6Base - gHisiTokenSpaceGuid.PciHb1Rb7Base - gHisiTokenSpaceGuid.PcdHb0Rb0PciRegionBaseAddress - gHisiTokenSpaceGuid.PcdHb0Rb1PciRegionBaseAddress - gHisiTokenSpaceGuid.PcdHb0Rb2PciRegionBaseAddress - gHisiTokenSpaceGuid.PcdHb0Rb3PciRegionBaseAddress - gHisiTokenSpaceGuid.PcdHb0Rb4PciRegionBaseAddress - gHisiTokenSpaceGuid.PcdHb0Rb5PciRegionBaseAddress - gHisiTokenSpaceGuid.PcdHb0Rb6PciRegionBaseAddress - gHisiTokenSpaceGuid.PcdHb0Rb7PciRegionBaseAddress - gHisiTokenSpaceGuid.PcdHb1Rb0PciRegionBaseAddress - gHisiTokenSpaceGuid.PcdHb1Rb1PciRegionBaseAddress - gHisiTokenSpaceGuid.PcdHb1Rb2PciRegionBaseAddress - gHisiTokenSpaceGuid.PcdHb1Rb3PciRegionBaseAddress - gHisiTokenSpaceGuid.PcdHb1Rb4PciRegionBaseAddress - gHisiTokenSpaceGuid.PcdHb1Rb5PciRegionBaseAddress - gHisiTokenSpaceGuid.PcdHb1Rb6PciRegionBaseAddress - gHisiTokenSpaceGuid.PcdHb1Rb7PciRegionBaseAddress - - gHisiTokenSpaceGuid.PcdHb0Rb0PciRegionSize - gHisiTokenSpaceGuid.PcdHb0Rb1PciRegionSize - gHisiTokenSpaceGuid.PcdHb0Rb2PciRegionSize - gHisiTokenSpaceGuid.PcdHb0Rb3PciRegionSize - gHisiTokenSpaceGuid.PcdHb0Rb4PciRegionSize - gHisiTokenSpaceGuid.PcdHb0Rb5PciRegionSize - gHisiTokenSpaceGuid.PcdHb0Rb6PciRegionSize - gHisiTokenSpaceGuid.PcdHb0Rb7PciRegionSize - gHisiTokenSpaceGuid.PcdHb1Rb0PciRegionSize - gHisiTokenSpaceGuid.PcdHb1Rb1PciRegionSize - gHisiTokenSpaceGuid.PcdHb1Rb2PciRegionSize - gHisiTokenSpaceGuid.PcdHb1Rb3PciRegionSize - gHisiTokenSpaceGuid.PcdHb1Rb4PciRegionSize - gHisiTokenSpaceGuid.PcdHb1Rb5PciRegionSize - gHisiTokenSpaceGuid.PcdHb1Rb6PciRegionSize - gHisiTokenSpaceGuid.PcdHb1Rb7PciRegionSize - - gHisiTokenSpaceGuid.PcdHb0Rb0CpuMemRegionBase - gHisiTokenSpaceGuid.PcdHb0Rb1CpuMemRegionBase - gHisiTokenSpaceGuid.PcdHb0Rb2CpuMemRegionBase - gHisiTokenSpaceGuid.PcdHb0Rb3CpuMemRegionBase - gHisiTokenSpaceGuid.PcdHb0Rb4CpuMemRegionBase - gHisiTokenSpaceGuid.PcdHb0Rb5CpuMemRegionBase - gHisiTokenSpaceGuid.PcdHb0Rb6CpuMemRegionBase - gHisiTokenSpaceGuid.PcdHb0Rb7CpuMemRegionBase - gHisiTokenSpaceGuid.PcdHb1Rb0CpuMemRegionBase - gHisiTokenSpaceGuid.PcdHb1Rb1CpuMemRegionBase - gHisiTokenSpaceGuid.PcdHb1Rb2CpuMemRegionBase - gHisiTokenSpaceGuid.PcdHb1Rb3CpuMemRegionBase - gHisiTokenSpaceGuid.PcdHb1Rb4CpuMemRegionBase - gHisiTokenSpaceGuid.PcdHb1Rb5CpuMemRegionBase - gHisiTokenSpaceGuid.PcdHb1Rb6CpuMemRegionBase - gHisiTokenSpaceGuid.PcdHb1Rb7CpuMemRegionBase - - gHisiTokenSpaceGuid.PcdHb0Rb0CpuIoRegionBase - gHisiTokenSpaceGuid.PcdHb0Rb1CpuIoRegionBase - gHisiTokenSpaceGuid.PcdHb0Rb2CpuIoRegionBase - gHisiTokenSpaceGuid.PcdHb0Rb3CpuIoRegionBase - gHisiTokenSpaceGuid.PcdHb0Rb4CpuIoRegionBase - gHisiTokenSpaceGuid.PcdHb0Rb5CpuIoRegionBase - gHisiTokenSpaceGuid.PcdHb0Rb6CpuIoRegionBase - gHisiTokenSpaceGuid.PcdHb0Rb7CpuIoRegionBase - gHisiTokenSpaceGuid.PcdHb1Rb0CpuIoRegionBase - gHisiTokenSpaceGuid.PcdHb1Rb1CpuIoRegionBase - gHisiTokenSpaceGuid.PcdHb1Rb2CpuIoRegionBase - gHisiTokenSpaceGuid.PcdHb1Rb3CpuIoRegionBase - gHisiTokenSpaceGuid.PcdHb1Rb4CpuIoRegionBase - gHisiTokenSpaceGuid.PcdHb1Rb5CpuIoRegionBase - gHisiTokenSpaceGuid.PcdHb1Rb6CpuIoRegionBase - gHisiTokenSpaceGuid.PcdHb1Rb7CpuIoRegionBase - - gHisiTokenSpaceGuid.PcdHb0Rb0IoBase - gHisiTokenSpaceGuid.PcdHb0Rb0IoSize - gHisiTokenSpaceGuid.PcdHb0Rb1IoBase - gHisiTokenSpaceGuid.PcdHb0Rb1IoSize - gHisiTokenSpaceGuid.PcdHb0Rb2IoBase - gHisiTokenSpaceGuid.PcdHb0Rb2IoSize - gHisiTokenSpaceGuid.PcdHb0Rb3IoBase - gHisiTokenSpaceGuid.PcdHb0Rb3IoSize - gHisiTokenSpaceGuid.PcdHb0Rb4IoBase - gHisiTokenSpaceGuid.PcdHb0Rb4IoSize - gHisiTokenSpaceGuid.PcdHb0Rb5IoBase - gHisiTokenSpaceGuid.PcdHb0Rb5IoSize - gHisiTokenSpaceGuid.PcdHb0Rb6IoBase - gHisiTokenSpaceGuid.PcdHb0Rb6IoSize - gHisiTokenSpaceGuid.PcdHb0Rb7IoBase - gHisiTokenSpaceGuid.PcdHb0Rb7IoSize - gHisiTokenSpaceGuid.PcdHb1Rb0IoBase - gHisiTokenSpaceGuid.PcdHb1Rb0IoSize - gHisiTokenSpaceGuid.PcdHb1Rb1IoBase - gHisiTokenSpaceGuid.PcdHb1Rb1IoSize - gHisiTokenSpaceGuid.PcdHb1Rb2IoBase - gHisiTokenSpaceGuid.PcdHb1Rb2IoSize - gHisiTokenSpaceGuid.PcdHb1Rb3IoBase - gHisiTokenSpaceGuid.PcdHb1Rb3IoSize - gHisiTokenSpaceGuid.PcdHb1Rb4IoBase - gHisiTokenSpaceGuid.PcdHb1Rb4IoSize - gHisiTokenSpaceGuid.PcdHb1Rb5IoBase - gHisiTokenSpaceGuid.PcdHb1Rb5IoSize - gHisiTokenSpaceGuid.PcdHb1Rb6IoBase - gHisiTokenSpaceGuid.PcdHb1Rb6IoSize - gHisiTokenSpaceGuid.PcdHb1Rb7IoBase - gHisiTokenSpaceGuid.PcdHb1Rb7IoSize diff --git a/Platform/Hisilicon/D02/OemNicConfigD02/OemNicConfigD02.inf b/P= latform/Hisilicon/D02/OemNicConfigD02/OemNicConfigD02.inf deleted file mode 100644 index 4c5955f985..0000000000 --- a/Platform/Hisilicon/D02/OemNicConfigD02/OemNicConfigD02.inf +++ /dev/null @@ -1,50 +0,0 @@ -#/** @file -# -# Copyright (c) 2015, Hisilicon Limited. All rights reserved. -# Copyright (c) 2015, Linaro Limited. All rights reserved. -# -# This program and the accompanying materials -# are licensed and made available under the terms and conditions of the= BSD License -# which accompanies this distribution. The full text of the license may= be found at -# http://opensource.org/licenses/bsd-license.php -# -# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, -# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR = IMPLIED. -# -#**/ - -[Defines] - INF_VERSION =3D 0x00010005 - BASE_NAME =3D OemNicConfig - FILE_GUID =3D BF422A22-CA90-4C34-95B9-3D147AF09E70 - MODULE_TYPE =3D DXE_DRIVER - VERSION_STRING =3D 1.0 - ENTRY_POINT =3D OemNicConfigEntry - -[Sources.common] - OemNicConfigD02.c - -[Packages] - MdePkg/MdePkg.dec - MdeModulePkg/MdeModulePkg.dec - - Silicon/Hisilicon/HisiPkg.dec - -[Protocols] - gHisiBoardNicProtocolGuid ##Produce - -[LibraryClasses] - UefiDriverEntryPoint - UefiBootServicesTableLib - DebugLib - IoLib - TimerLib - I2CLib - -[FixedPcd] - -[Depex] - TRUE - -[BuildOptions] - diff --git a/Platform/Hisilicon/D02/Include/Library/CpldD02.h b/Platform/Hi= silicon/D02/Include/Library/CpldD02.h deleted file mode 100644 index b899dbb377..0000000000 --- a/Platform/Hisilicon/D02/Include/Library/CpldD02.h +++ /dev/null @@ -1,34 +0,0 @@ -/** @file -* -* Copyright (c) 2015, Hisilicon Limited. All rights reserved. -* Copyright (c) 2015, Linaro Limited. All rights reserved. -* -* This program and the accompanying materials -* are licensed and made available under the terms and conditions of the B= SD License -* which accompanies this distribution. The full text of the license may = be found at -* http://opensource.org/licenses/bsd-license.php -* -* THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, -* WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IM= PLIED. -* -**/ - -#ifndef __CPLDD02_H__ -#define __CPLDD02_H__ -#define CPLD_LOGIC_VERSION (0x52) -#define PRODUCT_VERSION (0x53) -#define CPLD_LOGIC_COMPLIER_YEAR (0x54) -#define CPLD_LOGIC_COMPLIER_MONTH (0x55) -#define CPLD_LOGIC_COMPLIER_DAY (0x56) -#define CPLD_LOGIC_COMPLIER_HOUR (0x57) -#define CPLD_LOGIC_COMPLIER_MINUTE (0x58) -#define BOARD_ID (0x59) -#define BOM_VERSION (0x5A) -#define CPLD_BIOS_CURRENT_CHANNEL_REG_D02 (0x5B) - -#define CPU0_PCIE1_RESET_REG (0x12) -#define CPU0_PCIE2_RESET_REG (0x13) -#define CPU1_PCIE1_RESET_REG (0x14) -#define CPU1_PCIE2_RESET_REG (0x15) - -#endif /* __CPLDD02_H__ */ diff --git a/Platform/Hisilicon/D02/OemNicConfigD02/OemNicConfig.h b/Platfo= rm/Hisilicon/D02/OemNicConfigD02/OemNicConfig.h deleted file mode 100644 index 5f07116426..0000000000 --- a/Platform/Hisilicon/D02/OemNicConfigD02/OemNicConfig.h +++ /dev/null @@ -1,31 +0,0 @@ -/** @file -* -* Copyright (c) 2015, Hisilicon Limited. All rights reserved. -* Copyright (c) 2015, Linaro Limited. All rights reserved. -* -* This program and the accompanying materials -* are licensed and made available under the terms and conditions of the B= SD License -* which accompanies this distribution. The full text of the license may = be found at -* http://opensource.org/licenses/bsd-license.php -* -* THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, -* WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IM= PLIED. -* -**/ - -#ifndef __OEM_NIC_CONFIG_H__ -#define __OEM_NIC_CONFIG_H__ - -#define I2C_SLAVEADDR_EEPROM (0x52) - -#define I2C_OFFSET_EEPROM_ETH0 (0xc00) -#define I2C_OFFSET_EEPROM_ETH1 (I2C_OFFSET_EEPROM_ETH0 + 6) -#define I2C_OFFSET_EEPROM_ETH2 (I2C_OFFSET_EEPROM_ETH1 + 6) -#define I2C_OFFSET_EEPROM_ETH3 (I2C_OFFSET_EEPROM_ETH2 + 6) -#define I2C_OFFSET_EEPROM_ETH4 (I2C_OFFSET_EEPROM_ETH3 + 6) -#define I2C_OFFSET_EEPROM_ETH5 (I2C_OFFSET_EEPROM_ETH4 + 6) -#define I2C_OFFSET_EEPROM_ETH6 (I2C_OFFSET_EEPROM_ETH5 + 6) -#define I2C_OFFSET_EEPROM_ETH7 (I2C_OFFSET_EEPROM_ETH6 + 6) - - -#endif diff --git a/Platform/Hisilicon/D02/EarlyConfigPeim/EarlyConfigPeim.c b/Pla= tform/Hisilicon/D02/EarlyConfigPeim/EarlyConfigPeim.c deleted file mode 100644 index 1d011fb686..0000000000 --- a/Platform/Hisilicon/D02/EarlyConfigPeim/EarlyConfigPeim.c +++ /dev/null @@ -1,94 +0,0 @@ -/** @file -* -* Copyright (c) 2015, Hisilicon Limited. All rights reserved. -* Copyright (c) 2015, Linaro Limited. All rights reserved. -* -* This program and the accompanying materials -* are licensed and made available under the terms and conditions of the B= SD License -* which accompanies this distribution. The full text of the license may = be found at -* http://opensource.org/licenses/bsd-license.php -* -* THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, -* WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IM= PLIED. -* -**/ - -#include -#include -#include -#include -#include -#include -#include - -#include -#include - -#include - -#define TIMER_SUBCTRL_BASE PcdGet64(PcdPeriSu= bctrlAddress) -#define ALG_BASE (0xA0000000) -#define PERI_SUB_CTRL_BASE (0x80000000) -#define SC_TM_CLKEN0_REG (0x2050) -#define SYS_APB_IF_BASE (0x10000) -#define TSENSOR_REG (0x5000) -#define SC_ITS_M3_INT_MUX_SEL_REG (0x21F0) -#define SC_HLLC_RESET_DREQ_REG (0xA8C) -#define SC_ITS_M3_INT_MUX_SEL_VALUE (0xF) -#define SC_HLLC_RESET_DREQ_VALUE (0x1f) -#define TSENSOR_CONFIG_VALUE (0x1) - -VOID PlatformTimerStart (VOID) -{ - // Timer0 clock enable - MmioWrite32 (TIMER_SUBCTRL_BASE + SC_TM_CLKEN0_REG, 0x3); -} - -EFI_STATUS -EFIAPI -EarlyConfigEntry ( - IN EFI_PEI_FILE_HANDLE FileHandle, - IN CONST EFI_PEI_SERVICES **PeiServices - ) -{ - DEBUG((EFI_D_INFO,"SMMU CONFIG.........")); - SmmuConfigForOS(); - DEBUG((EFI_D_INFO,"Done\n")); - - DEBUG((EFI_D_INFO,"ITS CONFIG.........")); - ITSCONFIG(); - DEBUG((EFI_D_INFO,"Done\n")); - - DEBUG((EFI_D_INFO,"AP CONFIG.........")); - MmioWrite64(FixedPcdGet64(PcdMailBoxAddress), 0x0); - (void)WriteBackInvalidateDataCacheRange((VOID *) FixedPcdGet64(PcdMail= BoxAddress), 8); - ArmDataSynchronizationBarrier (); - ArmInstructionSynchronizationBarrier (); - - CoreSelectBoot(); - - DEBUG((EFI_D_INFO,"Done\n")); - - DEBUG((EFI_D_INFO,"MN CONFIG.........")); - MN_CONFIG (); - DEBUG((EFI_D_INFO,"Done\n")); - - DEBUG((EFI_D_INFO,"RTC CONFIG.........")); - - MmioWrite32(ALG_BASE + SC_ITS_M3_INT_MUX_SEL_REG, SC_ITS_M3_INT_MUX_SE= L_VALUE); - - DEBUG((EFI_D_INFO,"Done\n")); - - DEBUG((EFI_D_INFO,"Tsensor CONFIG.........")); - - MmioWrite32(PERI_SUB_CTRL_BASE + SYS_APB_IF_BASE + TSENSOR_REG, TSENSO= R_CONFIG_VALUE); - MmioWrite32(ALG_BASE + SC_HLLC_RESET_DREQ_REG, SC_HLLC_RESET_DREQ_VALU= E); - - DEBUG((EFI_D_INFO,"Done\n")); - - DEBUG((EFI_D_INFO,"Timer CONFIG.........")); - PlatformTimerStart (); - DEBUG((EFI_D_INFO,"Done\n")); - - return EFI_SUCCESS; -} diff --git a/Platform/Hisilicon/D02/FdtUpdateLibD02/FdtUpdateLib.c b/Platfo= rm/Hisilicon/D02/FdtUpdateLibD02/FdtUpdateLib.c deleted file mode 100644 index 429306bb03..0000000000 --- a/Platform/Hisilicon/D02/FdtUpdateLibD02/FdtUpdateLib.c +++ /dev/null @@ -1,341 +0,0 @@ -/** @file -* -* Copyright (c) 2015, Hisilicon Limited. All rights reserved. -* Copyright (c) 2015, Linaro Limited. All rights reserved. -* -* This program and the accompanying materials -* are licensed and made available under the terms and conditions of the B= SD License -* which accompanies this distribution. The full text of the license may = be found at -* http://opensource.org/licenses/bsd-license.php -* -* THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, -* WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IM= PLIED. -* -**/ - -#include -#include -#include -#include -#include -#include -#include -#include -#include - -MAC_ADDRESS gMacAddress[1]; - -CHAR8 *EthName[8]=3D -{ - "ethernet@0","ethernet@1", - "ethernet@2","ethernet@3", - "ethernet@4","ethernet@5", - "ethernet@6","ethernet@7" -}; - -CHAR8 *MacName[4]=3D -{ - "ethernet-mac@c7040000", - "ethernet-mac@c7044000", - "ethernet-mac@c7048000", - "ethernet-mac@c704c000" -}; - -STATIC -BOOLEAN -IsMemMapRegion ( - IN EFI_MEMORY_TYPE MemoryType - ) -{ - switch(MemoryType) - { - case EfiRuntimeServicesCode: - case EfiRuntimeServicesData: - case EfiConventionalMemory: - case EfiACPIReclaimMemory: - case EfiACPIMemoryNVS: - case EfiLoaderCode: - case EfiLoaderData: - case EfiBootServicesCode: - case EfiBootServicesData: - case EfiPalCode: - return TRUE; - default: - return FALSE; - } -} - -EFI_STATUS -GetMacAddress (UINT32 Port) -{ - EFI_MAC_ADDRESS Mac; - EFI_STATUS Status; - HISI_BOARD_NIC_PROTOCOL *OemNic =3D NULL; - - Status =3D gBS->LocateProtocol(&gHisiBoardNicProtocolGuid, NULL, (VOID= **)&OemNic); - if(EFI_ERROR(Status)) - { - DEBUG((EFI_D_ERROR, "[%a]:[%dL] LocateProtocol failed %r\n", __FUN= CTION__, __LINE__, Status)); - return Status; - } - - Status =3D OemNic->GetMac(&Mac, Port); - if(EFI_ERROR(Status)) - { - DEBUG((EFI_D_ERROR, "[%a]:[%dL] GetMac failed %r\n", __FUNCTION__,= __LINE__, Status)); - return Status; - } - - gMacAddress[0].data0=3DMac.Addr[0]; - gMacAddress[0].data1=3DMac.Addr[1]; - gMacAddress[0].data2=3DMac.Addr[2]; - gMacAddress[0].data3=3DMac.Addr[3]; - gMacAddress[0].data4=3DMac.Addr[4]; - gMacAddress[0].data5=3DMac.Addr[5]; - DEBUG((EFI_D_ERROR, "Port%d:0x%x 0x%x 0x%x 0x%x 0x%x 0x%x\n", - Port,gMacAddress[0].data0,gMacAddress[0].data1,gMacAddress[0].data= 2, - gMacAddress[0].data3,gMacAddress[0].data4,gMacAddress[0].data5)); - - return EFI_SUCCESS; -} - -STATIC -EFI_STATUS -DelPhyhandleUpdateMacAddress(IN VOID* Fdt) -{ - UINT8 port; - INTN ethernetnode; - INTN node; - INTN Error; - struct fdt_property *m_prop; - int m_oldlen; - EFI_STATUS Status =3D EFI_SUCCESS; - - node =3D fdt_subnode_offset(Fdt, 0, "soc"); - if (node < 0) - { - DEBUG ((EFI_D_ERROR, "can not find soc root node\n")); - return EFI_INVALID_PARAMETER; - } - else - { - for( port=3D0; port<8; port++ ) - { - (VOID) GetMacAddress(port); - ethernetnode=3Dfdt_subnode_offset(Fdt, node,EthName[port]); - if (ethernetnode < 0) - { - DEBUG ((EFI_D_ERROR, "can not find ethernet@ %d node\n",po= rt)); - } - m_prop =3D fdt_get_property_w(Fdt, ethernetnode, "local-mac-ad= dress", &m_oldlen); - if(m_prop) - { - Error =3D fdt_delprop(Fdt, ethernetnode, "local-mac-addres= s"); - if (Error) - { - DEBUG ((EFI_D_ERROR, "ERROR:fdt_delprop() Local-mac-ad= dress: %a\n", fdt_strerror (Error))); - Status =3D EFI_INVALID_PARAMETER; - } - Error =3D fdt_setprop(Fdt, ethernetnode, "local-mac-addres= s",gMacAddress,sizeof(MAC_ADDRESS)); - if (Error) - { - DEBUG ((EFI_D_ERROR, "ERROR:fdt_setprop():local-mac-ad= dress %a\n", fdt_strerror (Error))); - Status =3D EFI_INVALID_PARAMETER; - } - } - } - } - return Status; -} - -EFI_STATUS UpdateMemoryNode(VOID* Fdt) -{ - INTN Error =3D 0; - EFI_STATUS Status =3D EFI_SUCCESS; - UINT32 Index =3D 0; - UINT32 MemIndex; - INTN node; - struct fdt_property *m_prop; - int m_oldlen; - EFI_MEMORY_DESCRIPTOR *MemoryMap; - EFI_MEMORY_DESCRIPTOR *MemoryMapPtr; - EFI_MEMORY_DESCRIPTOR *MemoryMapPtrCurrent; - UINTN MemoryMapSize; - UINTN Pages0 =3D 0; - UINTN Pages1 =3D 0; - UINTN MapKey; - UINTN DescriptorSize; - UINT32 DescriptorVersion; - PHY_MEM_REGION *mRegion; - UINTN MemoryMapLastEndAddress ; - UINTN MemoryMapcontinuousStartAddress ; - UINTN MemoryMapCurrentStartAddress; - BOOLEAN FindMemoryRegionFlag =3D FALSE; - node =3D fdt_subnode_offset(Fdt, 0, "memory"); - if (node < 0) - { - // Create the memory node - node =3D fdt_add_subnode(Fdt, 0, "memory"); - if(node < 0) - { - DEBUG((EFI_D_INFO, "[%a]:[%dL] fdt add subnode error\n", __FUNCT= ION__, __LINE__)); - } - } - //find the memory node property - m_prop =3D fdt_get_property_w(Fdt, node, "memory", &m_oldlen); - if(m_prop) - Error=3Dfdt_delprop(Fdt, node, "reg"); - if (Error) - { - DEBUG ((EFI_D_ERROR, "ERROR:fdt_delprop(): %a\n", fdt_strerror (Er= ror))); - Status =3D EFI_INVALID_PARAMETER; - return Status; - } - - MemoryMap =3D NULL; - MemoryMapSize =3D 0; - MemIndex =3D 0; - - Status =3D gBS->GetMemoryMap (&MemoryMapSize, MemoryMap, &MapKey, &Des= criptorSize, &DescriptorVersion); - if (Status =3D=3D EFI_BUFFER_TOO_SMALL) - { - // The UEFI specification advises to allocate more memory for the = MemoryMap buffer between successive - // calls to GetMemoryMap(), since allocation of the new buffer may= potentially increase memory map size. - //DEBUG ((EFI_D_ERROR, "MemoryMapsize: 0x%lx\n",MemoryMapSize)); - Pages0 =3D EFI_SIZE_TO_PAGES (MemoryMapSize) + 1; - MemoryMap =3D AllocatePages (Pages0); - if (MemoryMap =3D=3D NULL) - { - Status =3D EFI_OUT_OF_RESOURCES; - return Status; - } - Status =3D gBS->GetMemoryMap (&MemoryMapSize, MemoryMap, &MapKey, = &DescriptorSize, &DescriptorVersion); - } - - if(MemoryMap =3D=3D NULL) - { - Status =3D EFI_OUT_OF_RESOURCES; - //goto EXIT; - return Status; - } - - mRegion =3D NULL; - Pages1 =3D EFI_SIZE_TO_PAGES (sizeof(PHY_MEM_REGION) *( MemoryMapSize = / DescriptorSize)); - mRegion =3D (PHY_MEM_REGION*)AllocatePages(Pages1); - if (mRegion =3D=3D NULL) - { - Status =3D EFI_OUT_OF_RESOURCES; - return Status; - } - - if (!EFI_ERROR(Status)) - { - MemoryMapPtr =3D MemoryMap; - MemoryMapPtrCurrent =3D MemoryMapPtr; - MemoryMapLastEndAddress =3D 0; - MemoryMapcontinuousStartAddress =3D 0; - MemoryMapCurrentStartAddress =3D 0; - for ( Index =3D 0; Index < (MemoryMapSize / DescriptorSize); Index= ++) - { - MemoryMapPtrCurrent =3D (EFI_MEMORY_DESCRIPTOR*)((UINTN)Memory= MapPtr + Index*DescriptorSize); - MemoryMapCurrentStartAddress =3D (UINTN)MemoryMapPtrCurrent->P= hysicalStart; - - if (!IsMemMapRegion ((EFI_MEMORY_TYPE)MemoryMapPtrCurrent->Typ= e)) - { - continue; - } - else - { - FindMemoryRegionFlag =3D TRUE; - if(MemoryMapCurrentStartAddress !=3D MemoryMapLastEndAddre= ss) - { - mRegion[MemIndex].BaseHigh=3D cpu_to_fdt32(MemoryMapco= ntinuousStartAddress>>32); - mRegion[MemIndex].BaseLow=3Dcpu_to_fdt32(MemoryMapcont= inuousStartAddress); - mRegion[MemIndex].LengthHigh=3D cpu_to_fdt32((MemoryMa= pLastEndAddress-MemoryMapcontinuousStartAddress)>>32); - mRegion[MemIndex].LengthLow=3Dcpu_to_fdt32(MemoryMapLa= stEndAddress-MemoryMapcontinuousStartAddress); - MemIndex+=3D1; - MemoryMapcontinuousStartAddress=3DMemoryMapCurrentStar= tAddress; - } - } - MemoryMapLastEndAddress =3D (UINTN)(MemoryMapPtrCurrent->Physi= calStart + MemoryMapPtrCurrent->NumberOfPages * EFI_PAGE_SIZE); - } - if (FindMemoryRegionFlag) - { - mRegion[MemIndex].BaseHigh =3D cpu_to_fdt32(MemoryMapcontinuou= sStartAddress>>32); - mRegion[MemIndex].BaseLow =3D cpu_to_fdt32(MemoryMapcontinuous= StartAddress); - mRegion[MemIndex].LengthHigh =3D cpu_to_fdt32((MemoryMapLastEn= dAddress-MemoryMapcontinuousStartAddress)>>32); - mRegion[MemIndex].LengthLow =3D cpu_to_fdt32(MemoryMapLastEndA= ddress-MemoryMapcontinuousStartAddress); - } - } - Error =3D fdt_setprop(Fdt, node, "reg",mRegion,sizeof(PHY_MEM_REGION) = *(MemIndex+1)); - FreePages (mRegion, Pages1); - FreePages (MemoryMap, Pages0); - if (Error) - { - DEBUG ((EFI_D_ERROR, "ERROR:fdt_setprop(): %a\n", fdt_strerror (Er= ror))); - Status =3D EFI_INVALID_PARAMETER; - return Status; - } - return Status; -} - -/* - * Entry point for fdtupdate lib. - */ - -EFI_STATUS EFIFdtUpdate(UINTN FdtFileAddr) -{ - INTN Error; - VOID* Fdt; - UINT32 Size; - UINTN NewFdtBlobSize; - UINTN NewFdtBlobBase; - EFI_STATUS Status =3D EFI_SUCCESS; - - Error =3D fdt_check_header ((VOID*)(UINTN)(FdtFileAddr)); - if (Error !=3D 0) - { - DEBUG ((EFI_D_ERROR,"ERROR: Device Tree header not valid (%a)\n", = fdt_strerror(Error))); - return EFI_INVALID_PARAMETER; - } - - Size =3D (UINTN)fdt_totalsize ((VOID*)(UINTN)(FdtFileAddr)); - NewFdtBlobSize =3D Size + ADD_FILE_LENGTH; - Fdt =3D (VOID*)(UINTN)FdtFileAddr; - - Status =3D gBS->AllocatePages (AllocateAnyPages, EfiBootServicesData, = EFI_SIZE_TO_PAGES(NewFdtBlobSize), &NewFdtBlobBase); - if (EFI_ERROR (Status)) - { - return EFI_OUT_OF_RESOURCES; - } - - - Error =3D fdt_open_into(Fdt,(VOID*)(UINTN)(NewFdtBlobBase), (NewFdtBlo= bSize)); - if (Error) { - DEBUG ((EFI_D_ERROR, "ERROR:fdt_open_into(): %a\n", fdt_strerror (= Error))); - Status =3D EFI_INVALID_PARAMETER; - goto EXIT; - } - - Fdt =3D (VOID*)(UINTN)NewFdtBlobBase; - - Status =3D DelPhyhandleUpdateMacAddress(Fdt); - if (EFI_ERROR (Status)) - { - DEBUG ((EFI_D_ERROR, "DelPhyhandleUpdateMacAddress fail:\n")); - Status =3D EFI_SUCCESS; - } - - Status =3D UpdateMemoryNode(Fdt); - if (EFI_ERROR (Status)) - { - goto EXIT; - } - - gBS->CopyMem(((VOID*)(UINTN)(FdtFileAddr)),((VOID*)(UINTN)(NewFdtBlobB= ase)),NewFdtBlobSize); - -EXIT: - gBS->FreePages(NewFdtBlobBase,EFI_SIZE_TO_PAGES(NewFdtBlobSize)); - - return Status; -} diff --git a/Platform/Hisilicon/D02/Library/OemMiscLibD02/BoardFeatureD02.c= b/Platform/Hisilicon/D02/Library/OemMiscLibD02/BoardFeatureD02.c deleted file mode 100644 index 49942e5151..0000000000 --- a/Platform/Hisilicon/D02/Library/OemMiscLibD02/BoardFeatureD02.c +++ /dev/null @@ -1,105 +0,0 @@ -/** @file -* -* Copyright (c) 2015, Hisilicon Limited. All rights reserved. -* Copyright (c) 2015, Linaro Limited. All rights reserved. -* -* This program and the accompanying materials -* are licensed and made available under the terms and conditions of the B= SD License -* which accompanies this distribution. The full text of the license may = be found at -* http://opensource.org/licenses/bsd-license.php -* -* THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, -* WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IM= PLIED. -* -**/ - -#include -#include -#include -#include -#include -#include -#include -#include -#include -#include -#include - -I2C_DEVICE gDS3231RtcDevice =3D { - .Socket =3D 0, - .Port =3D 7, - .DeviceType =3D DEVICE_TYPE_SPD, - .SlaveDeviceAddress =3D 0x68 -}; - -// Set Tx output polarity. Not inverting data is default. For Phosphor660 = D02 Board -//if((1 =3D=3D ulMacroId) && ((7 =3D=3D ulDsNum)||(0 =3D=3D ulDsNum))) -SERDES_POLARITY_INVERT gSerdesPolarityTxDesc[] =3D -{ - {1, 7}, - {1, 0}, - {SERDES_INVALID_MACRO_ID, SERDES_INVALID_LANE_NUM} -}; - -// Set Rx data polarity. Not inverting data is default. For Phosphor660 D0= 2 Board -//if((1 =3D=3D ulMacroId) && ((0 =3D=3D ulDsNum) || (1 =3D=3D ulDsNum))) -SERDES_POLARITY_INVERT gSerdesPolarityRxDesc[] =3D -{ - {1, 0}, - {1, 1}, - {SERDES_INVALID_MACRO_ID, SERDES_INVALID_LANE_NUM} -}; - -SERDES_PARAM gSerdesParam =3D { - .Hilink0Mode =3D EmHilink0Pcie1X8, - .Hilink1Mode =3D EmHilink1Pcie0X8, - .Hilink2Mode =3D EmHilink2Pcie2X8, - .Hilink3Mode =3D EmHilink3GeX4, - .Hilink4Mode =3D EmHilink4XgeX4, - .Hilink5Mode =3D EmHilink5Sas1X4, -}; - -EFI_STATUS OemGetSerdesParam (SERDES_PARAM *ParamA, SERDES_PARAM *ParamB, = UINT32 SocketId) -{ - if (ParamA =3D=3D NULL) { - DEBUG((DEBUG_ERROR, "[%a]:[%dL] ParamA =3D=3D NULL!\n", __FUNCTION__, = __LINE__)); - return EFI_INVALID_PARAMETER; - } - - (VOID) CopyMem(ParamA, &gSerdesParam, sizeof(*ParamA)); - return EFI_SUCCESS; -} - - -VOID OemPcieResetAndOffReset(void) - { - WriteCpldReg(CPU0_PCIE1_RESET_REG,0x0); - WriteCpldReg(CPU0_PCIE2_RESET_REG,0x0); - WriteCpldReg(CPU1_PCIE1_RESET_REG,0x0); - WriteCpldReg(CPU1_PCIE2_RESET_REG,0x0); - MicroSecondDelay(100000); - WriteCpldReg(CPU0_PCIE1_RESET_REG,0x55); - WriteCpldReg(CPU0_PCIE2_RESET_REG,0x55); - WriteCpldReg(CPU1_PCIE1_RESET_REG,0x55); - WriteCpldReg(CPU1_PCIE2_RESET_REG,0x55); - return; - } - -EFI_STRING_ID gDimmToDevLocator[MAX_SOCKET][MAX_CHANNEL][MAX_DIMM] =3D { - {{STRING_TOKEN(STR_D02_DIMM_000), STRING_TOKEN(STR_D02_DIMM_001), 0xFFFF= }, - {STRING_TOKEN(STR_D02_DIMM_010), STRING_TOKEN(STR_D02_DIMM_011), 0xFFFF= }} -}; - -EFI_HII_HANDLE -EFIAPI -OemGetPackages ( - ) -{ - return HiiAddPackages ( - &gEfiCallerIdGuid, - NULL, - OemMiscLibD02Strings, - NULL, - NULL - ); -} diff --git a/Platform/Hisilicon/D02/Library/OemMiscLibD02/OemMiscLibD02.c b= /Platform/Hisilicon/D02/Library/OemMiscLibD02/OemMiscLibD02.c deleted file mode 100644 index df7d158c2d..0000000000 --- a/Platform/Hisilicon/D02/Library/OemMiscLibD02/OemMiscLibD02.c +++ /dev/null @@ -1,77 +0,0 @@ -/** @file -* -* Copyright (c) 2015, Hisilicon Limited. All rights reserved. -* Copyright (c) 2015, Linaro Limited. All rights reserved. -* -* This program and the accompanying materials -* are licensed and made available under the terms and conditions of the B= SD License -* which accompanies this distribution. The full text of the license may = be found at -* http://opensource.org/licenses/bsd-license.php -* -* THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, -* WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IM= PLIED. -* -**/ - -#include - -#include -#include -#include -#include -#include -#include -#include -#include -#include - -// Right now we only support 1P -BOOLEAN OemIsSocketPresent (UINTN Socket) -{ - if (0 =3D=3D Socket) - { - return TRUE; - } - - return FALSE; -} - -UINTN OemGetSocketNumber (VOID) -{ - return 1; -} - -UINTN OemGetDimmSlot(UINTN Socket, UINTN Channel) -{ - return 2; -} - -UINTN OemGetDdrChannel (VOID) -{ - return 2; -} - -VOID CoreSelectBoot(VOID) -{ - if (!PcdGet64 (PcdTrustedFirmwareEnable)) - { - StartupAp (); - } - - return; -} - -BOOLEAN OemIsMpBoot() -{ - return FALSE; -} - -VOID OemBiosSwitch(UINT32 Master) -{ - return; -} - -UINT32 OemIsWarmBoot(VOID) -{ - return 0; -} diff --git a/Platform/Hisilicon/D02/Library/PlatformPciLib/PlatformPciLib.c= b/Platform/Hisilicon/D02/Library/PlatformPciLib/PlatformPciLib.c deleted file mode 100644 index 797163a5fc..0000000000 --- a/Platform/Hisilicon/D02/Library/PlatformPciLib/PlatformPciLib.c +++ /dev/null @@ -1,147 +0,0 @@ -/** @file - - Copyright (c) 2016, Hisilicon Limited. All rights reserved.
- Copyright (c) 2016, Linaro Limited. All rights reserved.
- - This program and the accompanying materials - are licensed and made available under the terms and conditions of the BS= D License - which accompanies this distribution. The full text of the license may b= e found at - http://opensource.org/licenses/bsd-license.php - - THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, - WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMP= LIED. - -**/ - -#include -#include - -PCI_ROOT_BRIDGE_RESOURCE_APPETURE mResAppeture[PCIE_MAX_HOSTBRIDGE][PCIE_= MAX_ROOTBRIDGE] =3D { - {// HostBridge 0 - /* Port 0 */ - { - PCI_HB0RB0_ECAM_BASE, - 0, //BusBase - 63, //BusLimit - (PCI_HB0RB0_ECAM_BASE + SIZE_64MB), //MemBase - (PCI_HB0RB0_ECAM_BASE + PCI_HB0RB0_ECAM_SIZE - 1), //MemLimit - (0), //IoBase - (0), //IoLimit - 0, - 0, - (PCI_HB0RB0_PCI_BASE), //RbPciBar - 0, - 0 - }, - /* Port 1 */ - { - PCI_HB0RB1_ECAM_BASE, - 64, //BusBase - 127, //BusLimit - PCI_HB0RB1_PCIREGION_BASE, - PCI_HB0RB1_PCIREGION_BASE + PCI_HB0RB1_PCIREGION_SIZE - 1, - PCI_HB0RB1_IO_BASE, //IoBase - PCI_HB0RB1_IO_BASE + PCI_HB0RB1_IO_SIZE - 1, //IoLimit - PCI_HB0RB1_CPUMEMREGIONBASE, - PCI_HB0RB2_CPUIOREGIONBASE, - (PCI_HB0RB1_PCI_BASE), //RbPciBar - PCI_HB0RB1_PCIREGION_BASE, - PCI_HB0RB1_PCIREGION_BASE + PCI_HB0RB1_PCIREGION_SIZE - 1 - }, - /* Port 2 */ - { - PCI_HB0RB2_ECAM_BASE, - 128, //BusBase - 191, //BusLimit - PCI_HB0RB2_PCIREGION_BASE , - PCI_HB0RB2_PCIREGION_BASE + PCI_HB0RB2_PCIREGION_SIZE - 1, - PCI_HB0RB2_IO_BASE, //IoBase - PCI_HB0RB2_IO_BASE + PCI_HB0RB2_IO_SIZE - 1, //IoLimit - PCI_HB0RB2_CPUMEMREGIONBASE, - PCI_HB0RB2_CPUIOREGIONBASE, - (PCI_HB0RB2_PCI_BASE), //RbPciBar - PCI_HB0RB2_PCIREGION_BASE , - PCI_HB0RB2_PCIREGION_BASE + PCI_HB0RB2_PCIREGION_SIZE - 1 - }, - - /* Port 3 */ - { - PCI_HB0RB3_ECAM_BASE, - 192, //BusBase - 255, //BusLimit - (PCI_HB0RB3_ECAM_BASE), //MemBase - (PCI_HB0RB3_ECAM_BASE + PCI_HB0RB3_ECAM_SIZE - 1), //MemLimit - (0), //IoBase - (0), //IoLimit - 0, - 0, - (PCI_HB0RB3_PCI_BASE), //RbPciBar - 0, - 0 - } - }, -{// HostBridge 1 - /* Port 0 */ - { - PCI_HB1RB0_ECAM_BASE, - 0, //BusBase - 0x1, //BusLimit - (PCI_HB1RB0_ECAM_BASE), //MemBase - (PCI_HB1RB0_ECAM_BASE + PCI_HB1RB0_ECAM_SIZE - 1), //MemLimit - (0), //IoBase - (0), //IoLimit - 0, - 0, - (PCI_HB1RB0_PCI_BASE), //RbPciBar - 0, - 0 - }, - /* Port 1 */ - { - PCI_HB1RB1_ECAM_BASE, - 0x2, //BusBase - 0x3, //BusLimit - (PCI_HB1RB1_ECAM_BASE), //MemBase - (PCI_HB1RB1_ECAM_BASE + PCI_HB1RB1_ECAM_SIZE - 1), //MemLimit - (0), //IoBase - (0), //IoLimit - 0, - 0, - (PCI_HB1RB1_PCI_BASE), //RbPciBar - 0, - 0 - }, - /* Port 2 */ - { - PCI_HB1RB2_ECAM_BASE, - 0x4, //BusBase - 0x5, //BusLimit - (PCI_HB1RB2_ECAM_BASE), //MemBase - (PCI_HB1RB2_ECAM_BASE + PCI_HB1RB2_ECAM_SIZE - 1), //MemLimit - (0), //IoBase - (0), //IoLimit - 0, - 0, - (PCI_HB1RB2_PCI_BASE), //RbPciBar - 0, - 0 - }, - - /* Port 3 */ - { - PCI_HB1RB3_ECAM_BASE, - 0x6, //BusBase - 0x7, //BusLimit - (PCI_HB1RB3_ECAM_BASE), //MemBase - (PCI_HB1RB3_ECAM_BASE + PCI_HB1RB3_ECAM_SIZE - 1), //MemLimit - (0), //IoBase - (0), //IoLimit - 0, - 0, - (PCI_HB1RB3_PCI_BASE), //RbPciBar - 0, - 0 - } - } -}; - diff --git a/Platform/Hisilicon/D02/OemNicConfigD02/OemNicConfigD02.c b/Pla= tform/Hisilicon/D02/OemNicConfigD02/OemNicConfigD02.c deleted file mode 100644 index d327fa4343..0000000000 --- a/Platform/Hisilicon/D02/OemNicConfigD02/OemNicConfigD02.c +++ /dev/null @@ -1,173 +0,0 @@ -/** @file -* -* Copyright (c) 2015, Hisilicon Limited. All rights reserved. -* Copyright (c) 2015, Linaro Limited. All rights reserved. -* -* This program and the accompanying materials -* are licensed and made available under the terms and conditions of the B= SD License -* which accompanies this distribution. The full text of the license may = be found at -* http://opensource.org/licenses/bsd-license.php -* -* THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, -* WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IM= PLIED. -* -**/ - -#include -#include -#include -#include -#include - -#include -#include -#include - -#define EEPROM_I2C_PORT 7 - -EFI_STATUS -EFIAPI OemGetMac (IN OUT EFI_MAC_ADDRESS *Mac, IN UINTN Port); - -EFI_STATUS -EFIAPI OemSetMac (IN EFI_MAC_ADDRESS *Mac, IN UINTN Port); - -HISI_BOARD_NIC_PROTOCOL mOemNicProtocol =3D { - .GetMac =3D OemGetMac, - .SetMac =3D OemSetMac, -}; - - -EFI_STATUS OemGetMacE2prom(IN UINT32 Port, OUT UINT8 *pucAddr) -{ - I2C_DEVICE stI2cDev =3D {0}; - EFI_STATUS Status; - UINT16 I2cOffset; - - Status =3D I2CInit(0, EEPROM_I2C_PORT, Normal); - if (EFI_ERROR(Status)) - { - DEBUG((EFI_D_ERROR, "[%a]:[%dL] Call I2CInit failed! p1=3D0x%x.\n"= , __FUNCTION__, __LINE__, Status)); - return Status; - } - - I2cOffset =3D I2C_OFFSET_EEPROM_ETH0 + (Port * 6); - - stI2cDev.DeviceType =3D DEVICE_TYPE_E2PROM; - stI2cDev.Port =3D EEPROM_I2C_PORT; - stI2cDev.SlaveDeviceAddress =3D I2C_SLAVEADDR_EEPROM; - stI2cDev.Socket =3D 0; - Status =3D I2CRead(&stI2cDev, I2cOffset, 6, pucAddr); - if (EFI_ERROR(Status)) - { - DEBUG((EFI_D_ERROR, "[%a]:[%dL] Call I2cRead failed! p1=3D0x%x.\n"= , __FUNCTION__, __LINE__, Status)); - return Status; - } - - return EFI_SUCCESS; -} - - -EFI_STATUS OemSetMacE2prom(IN UINT32 Port, IN UINT8 *pucAddr) -{ - I2C_DEVICE stI2cDev =3D {0}; - EFI_STATUS Status; - UINT16 I2cOffset; - - Status =3D I2CInit(0, EEPROM_I2C_PORT, Normal); - if (EFI_ERROR(Status)) - { - DEBUG((EFI_D_ERROR, "[%a]:[%dL] Call I2CInit failed! p1=3D0x%x.\n"= , __FUNCTION__, __LINE__, Status)); - return Status; - } - - I2cOffset =3D I2C_OFFSET_EEPROM_ETH0 + (Port * 6); - - stI2cDev.DeviceType =3D DEVICE_TYPE_E2PROM; - stI2cDev.Port =3D EEPROM_I2C_PORT; - stI2cDev.SlaveDeviceAddress =3D I2C_SLAVEADDR_EEPROM; - stI2cDev.Socket =3D 0; - Status =3D I2CWrite(&stI2cDev, I2cOffset, 6, pucAddr); - if (EFI_ERROR(Status)) - { - DEBUG((EFI_D_ERROR, "[%a]:[%dL] Call I2cWrite failed! p1=3D0x%x.\n= ", __FUNCTION__, __LINE__, Status)); - return Status; - } - - return EFI_SUCCESS; -} - -EFI_STATUS -EFIAPI OemGetMac ( - IN OUT EFI_MAC_ADDRESS *Mac, - IN UINTN Port - ) -{ - EFI_STATUS Status; - - if (NULL =3D=3D Mac) - { - DEBUG((EFI_D_ERROR, "[%a]:[%dL] Mac buffer is null!\n", __FUNCTION__, = __LINE__)); - return EFI_INVALID_PARAMETER; - } - - //TODO: discard port number, only support one port - // Only 6 bytes are used - Status =3D OemGetMacE2prom(Port, Mac->Addr); - if ((EFI_ERROR(Status))) - { - DEBUG((EFI_D_ERROR, "[%a]:[%dL] Get mac failed!\n", __FUNCTION__, __= LINE__)); - return Status; - } - - return EFI_SUCCESS; -} - -EFI_STATUS -EFIAPI OemSetMac ( - IN EFI_MAC_ADDRESS *Mac, - IN UINTN Port - ) -{ - EFI_STATUS Status; - - if (NULL =3D=3D Mac) - { - DEBUG((EFI_D_ERROR, "[%a]:[%dL] Mac buffer is null!\n", __FUNCTION__, = __LINE__)); - return EFI_INVALID_PARAMETER; - } - - Status =3D OemSetMacE2prom(Port, Mac->Addr); - if ((EFI_ERROR(Status))) - { - DEBUG((EFI_D_ERROR, "[%a]:[%dL] Set mac failed!\n", __FUNCTION__, __= LINE__)); - return Status; - } - - return EFI_SUCCESS; -} - -EFI_STATUS -EFIAPI -OemNicConfigEntry ( - IN EFI_HANDLE ImageHandle, - IN EFI_SYSTEM_TABLE *SystemTable - ) -{ - EFI_STATUS Status; - - Status =3D gBS->InstallProtocolInterface( - &ImageHandle, - &gHisiBoardNicProtocolGuid, - EFI_NATIVE_INTERFACE, - &mOemNicProtocol - ); - - if(EFI_ERROR(Status)) - { - DEBUG((EFI_D_ERROR, "[%a]:[%dL] Install Protocol failed %r\n", __FUNCT= ION__, __LINE__, Status)); - return Status; - } - - return EFI_SUCCESS; -} - diff --git a/Silicon/Hisilicon/Drivers/AcpiPlatformDxe/EthMac.c b/Silicon/H= isilicon/Drivers/AcpiPlatformDxe/EthMac.c index 1f74d312af..78a4f58fd0 100644 --- a/Silicon/Hisilicon/Drivers/AcpiPlatformDxe/EthMac.c +++ b/Silicon/Hisilicon/Drivers/AcpiPlatformDxe/EthMac.c @@ -51,7 +51,6 @@ #define EFI_ACPI_MAX_NUM_TABLES 20 #define DSDT_SIGNATURE 0x54445344 =20 -#define D02_ACPI_ETH_ID "HISI00C1" #define D03_ACPI_ETH_ID "HISI00C2" =20 #define ACPI_ETH_MAC_KEY "local-mac-address" @@ -320,8 +319,7 @@ EFI_STATUS ProcessDSDTDevice ( =20 if (EFI_ERROR(Status) || DataType !=3D EFI_ACPI_DATA_TYPE_STRING || - ((AsciiStrCmp((CHAR8 *) Data, D02_ACPI_ETH_ID) !=3D 0) && - (AsciiStrCmp((CHAR8 *) Data, D03_ACPI_ETH_ID) !=3D 0))) { + (AsciiStrCmp((CHAR8 *) Data, D03_ACPI_ETH_ID) !=3D 0)) { AcpiTableProtocol->Close(ValueHandle); Found =3D 0; continue; diff --git a/Platform/Hisilicon/D02/Library/OemMiscLibD02/BoardFeatureD02St= rings.uni b/Platform/Hisilicon/D02/Library/OemMiscLibD02/BoardFeatureD02Str= ings.uni deleted file mode 100644 index dcd79eb3d5..0000000000 Binary files a/Platform/Hisilicon/D02/Library/OemMiscLibD02/BoardFeatureD02= Strings.uni and /dev/null differ --=20 2.17.0 _______________________________________________ edk2-devel mailing list edk2-devel@lists.01.org https://lists.01.org/mailman/listinfo/edk2-devel From nobody Thu Apr 25 10:44:21 2024 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=fail; spf=none (zoho.com: 198.145.21.10 is neither permitted nor denied by domain of lists.01.org) smtp.mailfrom=edk2-devel-bounces@lists.01.org; dmarc=fail(p=none dis=none) header.from=linaro.org Return-Path: Received: from ml01.01.org (ml01.01.org [198.145.21.10]) by mx.zohomail.com with SMTPS id 1533436753205652.6374571652183; Sat, 4 Aug 2018 19:39:13 -0700 (PDT) Received: from [127.0.0.1] (localhost [IPv6:::1]) by ml01.01.org (Postfix) with ESMTP id 06528210D97AC; Sat, 4 Aug 2018 19:39:11 -0700 (PDT) Received: from mail-pl0-x244.google.com (mail-pl0-x244.google.com [IPv6:2607:f8b0:400e:c01::244]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id DEC05210D97A9 for ; Sat, 4 Aug 2018 19:39:09 -0700 (PDT) Received: by mail-pl0-x244.google.com with SMTP id g6-v6so617626plq.9 for ; Sat, 04 Aug 2018 19:39:09 -0700 (PDT) Received: from localhost.localdomain ([120.31.149.194]) by smtp.gmail.com with ESMTPSA id x7-v6sm14481350pgk.9.2018.08.04.19.39.06 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Sat, 04 Aug 2018 19:39:09 -0700 (PDT) X-Original-To: edk2-devel@lists.01.org Received-SPF: none (zoho.com: 198.145.21.10 is neither permitted nor denied by domain of lists.01.org) client-ip=198.145.21.10; envelope-from=edk2-devel-bounces@lists.01.org; helo=ml01.01.org; Received-SPF: Pass (sender SPF authorized) identity=mailfrom; client-ip=2607:f8b0:400e:c01::244; helo=mail-pl0-x244.google.com; envelope-from=ming.huang@linaro.org; receiver=edk2-devel@lists.01.org DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=7NGZIrrdzyMUQX4aWLUWAJ+3rfFZDHioIa/Csl9bU6I=; b=KkKTIHKJc1VCp78GX0DEAs26cxVDGh5/hhwX8Q/RS3GStWU7rjx9+UnlBXzxfMyR0v herxaaUC/v20WqMi042/gP9G19BqFxxXBNLSqqxYsTkzT5FoYXmej3R1RdljjtG18ibK Fu1EXpWf9t/7BVy7ZmSX7e/jqlDvlNGon7dEk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=7NGZIrrdzyMUQX4aWLUWAJ+3rfFZDHioIa/Csl9bU6I=; b=aQ52NOWuJk0vWe+c7Aam9laKT4H3ZPikCdIEUonzTKM7h+Tf9oGkuzlcQT5TsJNijF a5DwFjRB6E8d+9jlxQeSs9ixVNkWWhK7TaQURQRxflz3CN/OEu2gxoAOm4Kvr/FfkWdv hoYS93hVXANF6VLBxUGNi6gvwQHKK01ty+ssVmX+p9+xFPa5hyt8uD1/AYOngyJ46iZ3 XQB7vLBZw03eC6VSSWj9iMTVjYhJIU3zfLk6/bTR5Ux8dDr0mfdqP/U0m1I+VjQf+2OY RDC9socIaJ5HejbPAO0jLHP2jEMcUx/0Z95epEYScv0nSVTl17d5gNUayNNdp8q3GiR8 CTug== X-Gm-Message-State: AOUpUlFPioomtO6YWTJp5m/QHV+SRTe+2waPucu1ssnh15eNxc/OXi25 rrgSKA4lxvW4dGOXv0U7GEZAUg== X-Google-Smtp-Source: AAOMgpczOsiBcNxhbSblQXV217sdw0diSL1kWbRUyk5korN4D8Ez9+5vadBXjZugOOeyuIIEyxgb+A== X-Received: by 2002:a17:902:8645:: with SMTP id y5-v6mr9067363plt.334.1533436749558; Sat, 04 Aug 2018 19:39:09 -0700 (PDT) From: Ming Huang To: leif.lindholm@linaro.org, linaro-uefi@lists.linaro.org, edk2-devel@lists.01.org, graeme.gregory@linaro.org Date: Sun, 5 Aug 2018 10:38:55 +0800 Message-Id: <20180805023855.10732-3-ming.huang@linaro.org> X-Mailer: git-send-email 2.17.0 In-Reply-To: <20180805023855.10732-1-ming.huang@linaro.org> References: <20180805023855.10732-1-ming.huang@linaro.org> Subject: [edk2] [PATCH edk2-platforms v1 2/2] Platform/Hisilicon/D03: Fix PlatformPciLib path wrong issue X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.27 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: huangming23@huawei.com, xinliang.liu@linaro.org, john.garry@huawei.com, zhangjinsong2@huawei.com, huangdaode@hisilicon.com, guoheyi@huawei.com, wanghuiqiang@huawei.com MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Errors-To: edk2-devel-bounces@lists.01.org Sender: "edk2-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) X-ZohoMail: RDMRC_1 RDKM_2 RSF_4 Z_629925259 SPT_0 Content-Type: text/plain; charset="utf-8" This is a copy-pasted issue. D03 should use D03's PlatformPciLib, otherwise D03 can not enumerate all pci host bridges. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Ming Huang Reviewed-by: Leif Lindholm --- Platform/Hisilicon/D03/D03.dsc | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/Platform/Hisilicon/D03/D03.dsc b/Platform/Hisilicon/D03/D03.dsc index 38548a0f23..c320a5f215 100644 --- a/Platform/Hisilicon/D03/D03.dsc +++ b/Platform/Hisilicon/D03/D03.dsc @@ -81,7 +81,7 @@ UefiUsbLib|MdePkg/Library/UefiUsbLib/UefiUsbLib.inf =20 LpcLib|Silicon/Hisilicon/Hi1610/Library/LpcLib/LpcLib.inf - PlatformPciLib|Platform/Hisilicon/D05/Library/PlatformPciLib/PlatformPci= Lib.inf + PlatformPciLib|Platform/Hisilicon/D03/Library/PlatformPciLib/PlatformPci= Lib.inf SerialPortLib|Silicon/Hisilicon/Hi1610/Library/Uart/LpcSerialPortLib/Lpc= SerialPortLib.inf PciHostBridgeLib|Platform/Hisilicon/Library/PciHostBridgeLib/PciHostBrid= geLib.inf PciSegmentLib|Silicon/Hisilicon/Hi1610/Library/Hi161xPciSegmentLib/Hi161= xPciSegmentLib.inf @@ -466,7 +466,7 @@ } Silicon/Hisilicon/Drivers/PciPlatform/PciPlatform.inf { - NULL|Platform/Hisilicon/D05/Library/PlatformPciLib/PlatformPciLib.inf + NULL|Platform/Hisilicon/D03/Library/PlatformPciLib/PlatformPciLib.inf } MdeModulePkg/Bus/Pci/PciHostBridgeDxe/PciHostBridgeDxe.inf { --=20 2.17.0 _______________________________________________ edk2-devel mailing list edk2-devel@lists.01.org https://lists.01.org/mailman/listinfo/edk2-devel