[v1] ppc: Implement ISA 3.00 tlbie[l]

[PATCH 0/3] ppc: Implement ISA 3.00 tlbie[l]

Leandro Lupori posted 3 patches 1 year, 11 months ago

Diff against v1 v2 v2
Download series mbox

There is a newer version of this series

target/ppc/cpu_init.c                        |   4 +-
target/ppc/helper.h                          |  18 +++
target/ppc/insn32.decode                     |   8 +
target/ppc/mmu_helper.c                      | 154 +++++++++++++++++++
target/ppc/translate.c                       |  64 +-------
target/ppc/translate/storage-ctrl-impl.c.inc | 102 ++++++++++++
6 files changed, 286 insertions(+), 64 deletions(-)
create mode 100644 target/ppc/translate/storage-ctrl-impl.c.inc

Expand all Fold all

[PATCH 0/3] ppc: Implement ISA 3.00 tlbie[l]

Posted by Leandro Lupori 1 year, 11 months ago

Add support for ISA 3.00 tlbie/tlbiel instructions, with
RIC, PRS and R operands.

Also, for Radix MMU, add support for the TLB invalidation of a
single page. Flush by PID/LPID, or based in process/partition
scope is not supported, because it would make using the
generic QEMU TLB implementation hard. In these cases, all
entries are flushed.

Leandro Lupori (3):
  target/ppc: Move tlbie to decode tree
  target/ppc: Move tlbiel to decode tree
  target/ppc: Implement ISA 3.00 tlbie[l]

 target/ppc/cpu_init.c                        |   4 +-
 target/ppc/helper.h                          |  18 +++
 target/ppc/insn32.decode                     |   8 +
 target/ppc/mmu_helper.c                      | 154 +++++++++++++++++++
 target/ppc/translate.c                       |  64 +-------
 target/ppc/translate/storage-ctrl-impl.c.inc | 102 ++++++++++++
 6 files changed, 286 insertions(+), 64 deletions(-)
 create mode 100644 target/ppc/translate/storage-ctrl-impl.c.inc

-- 
2.25.1

Re: [PATCH 0/3] ppc: Implement ISA 3.00 tlbie[l]

Posted by Cédric Le Goater 1 year, 11 months ago

On 5/20/22 19:33, Leandro Lupori wrote:
> Add support for ISA 3.00 tlbie/tlbiel instructions, with
> RIC, PRS and R operands.
> 
> Also, for Radix MMU, add support for the TLB invalidation of a
> single page. Flush by PID/LPID, or based in process/partition
> scope is not supported, because it would make using the
> generic QEMU TLB implementation hard. In these cases, all
> entries are flushed.

Adding Nick.

Thanks,

C.

> 
> Leandro Lupori (3):
>    target/ppc: Move tlbie to decode tree
>    target/ppc: Move tlbiel to decode tree
>    target/ppc: Implement ISA 3.00 tlbie[l]
> 
>   target/ppc/cpu_init.c                        |   4 +-
>   target/ppc/helper.h                          |  18 +++
>   target/ppc/insn32.decode                     |   8 +
>   target/ppc/mmu_helper.c                      | 154 +++++++++++++++++++
>   target/ppc/translate.c                       |  64 +-------
>   target/ppc/translate/storage-ctrl-impl.c.inc | 102 ++++++++++++
>   6 files changed, 286 insertions(+), 64 deletions(-)
>   create mode 100644 target/ppc/translate/storage-ctrl-impl.c.inc
>