From nobody Tue May 13 23:00:03 2025 Delivered-To: importer2@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer2=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1677485992; cv=none; d=zohomail.com; s=zohoarc; b=RT0QSwP1XEekw33iCug5Gi+bFIGmuylnlS2adrY7TbueKOsLFjUZ014vZi5FNHTDxQLbnLgQEbJnXZTrvYX3Nmb5CAMMp/WMBsmiQ15hMcEX3+bNBgYn1CaDh7y+ThMB/HrKJRcRua9N7OLEBl/fNiT7hmcK2Nyl//EWbaqiL1Q= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1677485992; h=Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:To; bh=J6bFQbr4bFP1rh4Nb5AKcYb/yq2BEfgRK7JPoiaNmaA=; b=SYcRKH500U3MNdeajRkUlRkpQ6a7hOwjBu1m6NSkW+MMH5jPriu06ud+HtLZQ0ilgqbboVVfhBKHS5mwUhTn5NlUIlbvviOyh/6w8pzE3LvsO63Dar1xh5bSlYjMaqRiPVINhC3JkNk0GHpGXW6PZX3fInzVoUsKM4wqwtggkJ4= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer2=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 167748599228440.53067730708665; Mon, 27 Feb 2023 00:19:52 -0800 (PST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1pWWHx-0002X1-SJ; Mon, 27 Feb 2023 00:43:05 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1pWWHs-0002I6-Ey for qemu-devel@nongnu.org; Mon, 27 Feb 2023 00:43:00 -0500 Received: from mail-pf1-x429.google.com ([2607:f8b0:4864:20::429]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1pWWHq-0004k1-8q for qemu-devel@nongnu.org; Mon, 27 Feb 2023 00:43:00 -0500 Received: by mail-pf1-x429.google.com with SMTP id ay18so2815085pfb.2 for ; Sun, 26 Feb 2023 21:42:57 -0800 (PST) Received: from stoup.. (rrcs-173-198-77-218.west.biz.rr.com. [173.198.77.218]) by smtp.gmail.com with ESMTPSA id d10-20020aa7868a000000b005cdc64a287dsm3317137pfo.115.2023.02.26.21.42.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 26 Feb 2023 21:42:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=J6bFQbr4bFP1rh4Nb5AKcYb/yq2BEfgRK7JPoiaNmaA=; b=CdPLsiuQ19juWpyq14r/MO76tXcmg+ScjE9v9VqqyD6flMQpnFswRfylRCqikQCApK i5VKVDzGOrtUFcDBiRQmDS1Dq6/yi9fgyWzbu6B/xgk+aUqLjgb3ZkDizuDUYFSipyOp CC2d3IUMQlxf6rdHD7iitQiIWH95SeCYIfer/Y0yXnWiUd6k4Rt3IYQZIoxWqzR9dy8z 3aO8+mkwGrUNl8fiySV19x5ulWOytqCNoD9rO3Ws9sxGs3/iOridir+dcNQuQJ61LmPs CPIrWo2bHogZNJOOFjUhtuBr4UvP3HLgT0d3qoF5e6HoLOtUrWH/Sw80o0hNtkU2NRYZ Xb0Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=J6bFQbr4bFP1rh4Nb5AKcYb/yq2BEfgRK7JPoiaNmaA=; b=oBNnGqqi5Xq2vcFNZgbaLuL09q7wgajW/q/KB6Z9RiPmdrMJPXItOuvnjBgKnndIz1 XP0P5rUwv2QImB9cQpDhFMprTm+EFy11bFmcTkt+pAvF72Pt+6tnseDSHN6aM+p8P3RH 3q1Sz+yWC5C2DuYAcyDIU2RuZa9qzQiDwFzQPCQu1nBlYjBRUuKNaBowCuyvVypG1SN0 3YMjKm6Pw1IUsP5WfExmxWCQ4kzpcK9FCQZWtEN3hAD8WBjBqKUohR7Z30JoZnREZqPT +B0mY29bIyACCaHYS9uAL54oLFSBScEbL6UqQy+OFdEgPVdyeIxybxyaucfGQa3gpHlH 7T7w== X-Gm-Message-State: AO0yUKUc6zIfqhOPFfpajm10aKgKiTbYPOet53NQAua4PAYr6eXDVnNC 4uzu+FduFpwrb2l54Tq0jiBrv/+oRIuGe60vwQU= X-Google-Smtp-Source: AK7set+eITPfouu9k0DhcMMugT+nQE/iLy0iGpSYRMopG0FAC0sd98bXHdLs4L74KzgJ6720pdo3EQ== X-Received: by 2002:aa7:958a:0:b0:5e1:f54e:8074 with SMTP id z10-20020aa7958a000000b005e1f54e8074mr10046437pfj.21.1677476577405; Sun, 26 Feb 2023 21:42:57 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Cc: qemu-arm@nongnu.org, qemu-ppc@nongnu.org, qemu-riscv@nongnu.org, qemu-s390x@nongnu.org, jcmvbkbc@gmail.com, kbastian@mail.uni-paderborn.de, ysato@users.sourceforge.jp, gaosong@loongson.cn, jiaxun.yang@flygoat.com, tsimpson@quicinc.com, ale@rev.ng, mrolnik@gmail.com, edgar.iglesias@gmail.com Subject: [PATCH 05/70] target/arm: Create gen_set_rmode, gen_restore_rmode Date: Sun, 26 Feb 2023 19:41:28 -1000 Message-Id: <20230227054233.390271-6-richard.henderson@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230227054233.390271-1-richard.henderson@linaro.org> References: <20230227054233.390271-1-richard.henderson@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer2=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2607:f8b0:4864:20::429; envelope-from=richard.henderson@linaro.org; helo=mail-pf1-x429.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer2=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer2=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @linaro.org) X-ZM-MESSAGEID: 1677485993959100006 Content-Type: text/plain; charset="utf-8" Split out common subroutines for handing rounding mode changes during translation. Use tcg_constant_i32 and tcg_temp_new_i32 instead of tcg_const_i32. Signed-off-by: Richard Henderson --- target/arm/translate.h | 17 ++++++++++++++ target/arm/translate-a64.c | 47 +++++++++++++++----------------------- target/arm/translate-sve.c | 6 ++--- target/arm/translate-vfp.c | 26 ++++++++------------- 4 files changed, 48 insertions(+), 48 deletions(-) diff --git a/target/arm/translate.h b/target/arm/translate.h index 3dbff87349..062f91de54 100644 --- a/target/arm/translate.h +++ b/target/arm/translate.h @@ -616,6 +616,23 @@ static inline TCGv_ptr gen_lookup_cp_reg(uint32_t key) return ret; } =20 +/* + * Set and reset rounding mode around another operation. + */ +static inline TCGv_i32 gen_set_rmode(ARMFPRounding rmode, TCGv_ptr fpst) +{ + TCGv_i32 new =3D tcg_constant_i32(arm_rmode_to_sf(rmode)); + TCGv_i32 old =3D tcg_temp_new_i32(); + + gen_helper_set_rmode(old, new, fpst); + return old; +} + +static inline void gen_restore_rmode(TCGv_i32 old, TCGv_ptr fpst) +{ + gen_helper_set_rmode(old, old, fpst); +} + /* * Helpers for implementing sets of trans_* functions. * Defer the implementation of NAME to FUNC, with optional extra arguments. diff --git a/target/arm/translate-a64.c b/target/arm/translate-a64.c index 3c0462a9c1..9e682f36c9 100644 --- a/target/arm/translate-a64.c +++ b/target/arm/translate-a64.c @@ -6146,13 +6146,12 @@ static void handle_fp_1src_half(DisasContext *s, in= t opcode, int rd, int rn) case 0xb: /* FRINTZ */ case 0xc: /* FRINTA */ { - TCGv_i32 tcg_rmode =3D tcg_const_i32(arm_rmode_to_sf(opcode & 7)); + TCGv_i32 tcg_rmode; + fpst =3D fpstatus_ptr(FPST_FPCR_F16); - - gen_helper_set_rmode(tcg_rmode, tcg_rmode, fpst); + tcg_rmode =3D gen_set_rmode(opcode & 7, fpst); gen_helper_advsimd_rinth(tcg_res, tcg_op, fpst); - - gen_helper_set_rmode(tcg_rmode, tcg_rmode, fpst); + gen_restore_rmode(tcg_rmode, fpst); break; } case 0xe: /* FRINTX */ @@ -6231,10 +6230,9 @@ static void handle_fp_1src_single(DisasContext *s, i= nt opcode, int rd, int rn) =20 fpst =3D fpstatus_ptr(FPST_FPCR); if (rmode >=3D 0) { - TCGv_i32 tcg_rmode =3D tcg_const_i32(arm_rmode_to_sf(rmode)); - gen_helper_set_rmode(tcg_rmode, tcg_rmode, fpst); + TCGv_i32 tcg_rmode =3D gen_set_rmode(rmode, fpst); gen_fpst(tcg_res, tcg_op, fpst); - gen_helper_set_rmode(tcg_rmode, tcg_rmode, fpst); + gen_restore_rmode(tcg_rmode, fpst); } else { gen_fpst(tcg_res, tcg_op, fpst); } @@ -6304,10 +6302,9 @@ static void handle_fp_1src_double(DisasContext *s, i= nt opcode, int rd, int rn) =20 fpst =3D fpstatus_ptr(FPST_FPCR); if (rmode >=3D 0) { - TCGv_i32 tcg_rmode =3D tcg_const_i32(arm_rmode_to_sf(rmode)); - gen_helper_set_rmode(tcg_rmode, tcg_rmode, fpst); + TCGv_i32 tcg_rmode =3D gen_set_rmode(rmode, fpst); gen_fpst(tcg_res, tcg_op, fpst); - gen_helper_set_rmode(tcg_rmode, tcg_rmode, fpst); + gen_restore_rmode(tcg_rmode, fpst); } else { gen_fpst(tcg_res, tcg_op, fpst); } @@ -6944,9 +6941,7 @@ static void handle_fpfpcvt(DisasContext *s, int rd, i= nt rn, int opcode, rmode =3D FPROUNDING_TIEAWAY; } =20 - tcg_rmode =3D tcg_const_i32(arm_rmode_to_sf(rmode)); - - gen_helper_set_rmode(tcg_rmode, tcg_rmode, tcg_fpstatus); + tcg_rmode =3D gen_set_rmode(rmode, tcg_fpstatus); =20 switch (type) { case 1: /* float64 */ @@ -7023,7 +7018,7 @@ static void handle_fpfpcvt(DisasContext *s, int rd, i= nt rn, int opcode, g_assert_not_reached(); } =20 - gen_helper_set_rmode(tcg_rmode, tcg_rmode, tcg_fpstatus); + gen_restore_rmode(tcg_rmode, tcg_fpstatus); } } =20 @@ -8771,9 +8766,8 @@ static void handle_simd_shift_fpint_conv(DisasContext= *s, bool is_scalar, =20 assert(!(is_scalar && is_q)); =20 - tcg_rmode =3D tcg_const_i32(arm_rmode_to_sf(FPROUNDING_ZERO)); tcg_fpstatus =3D fpstatus_ptr(size =3D=3D MO_16 ? FPST_FPCR_F16 : FPST= _FPCR); - gen_helper_set_rmode(tcg_rmode, tcg_rmode, tcg_fpstatus); + tcg_rmode =3D gen_set_rmode(FPROUNDING_ZERO, tcg_fpstatus); fracbits =3D (16 << size) - immhb; tcg_shift =3D tcg_constant_i32(fracbits); =20 @@ -8831,7 +8825,7 @@ static void handle_simd_shift_fpint_conv(DisasContext= *s, bool is_scalar, } } =20 - gen_helper_set_rmode(tcg_rmode, tcg_rmode, tcg_fpstatus); + gen_restore_rmode(tcg_rmode, tcg_fpstatus); } =20 /* AdvSIMD scalar shift by immediate @@ -10219,12 +10213,11 @@ static void disas_simd_scalar_two_reg_misc(DisasC= ontext *s, uint32_t insn) } =20 if (is_fcvt) { - tcg_rmode =3D tcg_const_i32(arm_rmode_to_sf(rmode)); tcg_fpstatus =3D fpstatus_ptr(FPST_FPCR); - gen_helper_set_rmode(tcg_rmode, tcg_rmode, tcg_fpstatus); + tcg_rmode =3D gen_set_rmode(rmode, tcg_fpstatus); } else { - tcg_rmode =3D NULL; tcg_fpstatus =3D NULL; + tcg_rmode =3D NULL; } =20 if (size =3D=3D 3) { @@ -10276,7 +10269,7 @@ static void disas_simd_scalar_two_reg_misc(DisasCon= text *s, uint32_t insn) } =20 if (is_fcvt) { - gen_helper_set_rmode(tcg_rmode, tcg_rmode, tcg_fpstatus); + gen_restore_rmode(tcg_rmode, tcg_fpstatus); } } =20 @@ -12406,8 +12399,7 @@ static void disas_simd_two_reg_misc(DisasContext *s= , uint32_t insn) tcg_fpstatus =3D NULL; } if (rmode >=3D 0) { - tcg_rmode =3D tcg_const_i32(arm_rmode_to_sf(rmode)); - gen_helper_set_rmode(tcg_rmode, tcg_rmode, tcg_fpstatus); + tcg_rmode =3D gen_set_rmode(rmode, tcg_fpstatus); } else { tcg_rmode =3D NULL; } @@ -12590,7 +12582,7 @@ static void disas_simd_two_reg_misc(DisasContext *s= , uint32_t insn) clear_vec_high(s, is_q, rd); =20 if (tcg_rmode) { - gen_helper_set_rmode(tcg_rmode, tcg_rmode, tcg_fpstatus); + gen_restore_rmode(tcg_rmode, tcg_fpstatus); } } =20 @@ -12758,8 +12750,7 @@ static void disas_simd_two_reg_misc_fp16(DisasConte= xt *s, uint32_t insn) } =20 if (rmode >=3D 0) { - tcg_rmode =3D tcg_const_i32(arm_rmode_to_sf(rmode)); - gen_helper_set_rmode(tcg_rmode, tcg_rmode, tcg_fpstatus); + tcg_rmode =3D gen_set_rmode(rmode, tcg_fpstatus); } =20 if (is_scalar) { @@ -12859,7 +12850,7 @@ static void disas_simd_two_reg_misc_fp16(DisasConte= xt *s, uint32_t insn) } =20 if (tcg_rmode) { - gen_helper_set_rmode(tcg_rmode, tcg_rmode, tcg_fpstatus); + gen_restore_rmode(tcg_rmode, tcg_fpstatus); } } =20 diff --git a/target/arm/translate-sve.c b/target/arm/translate-sve.c index 3c65dd1ff2..3ca60fb36b 100644 --- a/target/arm/translate-sve.c +++ b/target/arm/translate-sve.c @@ -4096,17 +4096,15 @@ static bool do_frint_mode(DisasContext *s, arg_rpr_= esz *a, } =20 vsz =3D vec_full_reg_size(s); - tmode =3D tcg_const_i32(arm_rmode_to_sf(mode)); status =3D fpstatus_ptr(a->esz =3D=3D MO_16 ? FPST_FPCR_F16 : FPST_FPC= R); - - gen_helper_set_rmode(tmode, tmode, status); + tmode =3D gen_set_rmode(mode, status); =20 tcg_gen_gvec_3_ptr(vec_full_reg_offset(s, a->rd), vec_full_reg_offset(s, a->rn), pred_full_reg_offset(s, a->pg), status, vsz, vsz, 0, fn); =20 - gen_helper_set_rmode(tmode, tmode, status); + gen_restore_rmode(tmode, status); return true; } =20 diff --git a/target/arm/translate-vfp.c b/target/arm/translate-vfp.c index e7acfb3338..dd782aacf4 100644 --- a/target/arm/translate-vfp.c +++ b/target/arm/translate-vfp.c @@ -464,8 +464,7 @@ static bool trans_VRINT(DisasContext *s, arg_VRINT *a) fpst =3D fpstatus_ptr(FPST_FPCR); } =20 - tcg_rmode =3D tcg_const_i32(arm_rmode_to_sf(rounding)); - gen_helper_set_rmode(tcg_rmode, tcg_rmode, fpst); + tcg_rmode =3D gen_set_rmode(rounding, fpst); =20 if (sz =3D=3D 3) { TCGv_i64 tcg_op; @@ -489,7 +488,7 @@ static bool trans_VRINT(DisasContext *s, arg_VRINT *a) vfp_store_reg32(tcg_res, rd); } =20 - gen_helper_set_rmode(tcg_rmode, tcg_rmode, fpst); + gen_restore_rmode(tcg_rmode, fpst); return true; } =20 @@ -533,9 +532,7 @@ static bool trans_VCVT(DisasContext *s, arg_VCVT *a) } =20 tcg_shift =3D tcg_constant_i32(0); - - tcg_rmode =3D tcg_const_i32(arm_rmode_to_sf(rounding)); - gen_helper_set_rmode(tcg_rmode, tcg_rmode, fpst); + tcg_rmode =3D gen_set_rmode(rounding, fpst); =20 if (sz =3D=3D 3) { TCGv_i64 tcg_double, tcg_res; @@ -572,7 +569,7 @@ static bool trans_VCVT(DisasContext *s, arg_VCVT *a) vfp_store_reg32(tcg_res, rd); } =20 - gen_helper_set_rmode(tcg_rmode, tcg_rmode, fpst); + gen_restore_rmode(tcg_rmode, fpst); return true; } =20 @@ -2783,10 +2780,9 @@ static bool trans_VRINTZ_hp(DisasContext *s, arg_VRI= NTZ_sp *a) tmp =3D tcg_temp_new_i32(); vfp_load_reg32(tmp, a->vm); fpst =3D fpstatus_ptr(FPST_FPCR_F16); - tcg_rmode =3D tcg_const_i32(arm_rmode_to_sf(FPROUNDING_ZERO)); - gen_helper_set_rmode(tcg_rmode, tcg_rmode, fpst); + tcg_rmode =3D gen_set_rmode(FPROUNDING_ZERO, fpst); gen_helper_rinth(tmp, tmp, fpst); - gen_helper_set_rmode(tcg_rmode, tcg_rmode, fpst); + gen_restore_rmode(tcg_rmode, fpst); vfp_store_reg32(tmp, a->vd); return true; } @@ -2808,10 +2804,9 @@ static bool trans_VRINTZ_sp(DisasContext *s, arg_VRI= NTZ_sp *a) tmp =3D tcg_temp_new_i32(); vfp_load_reg32(tmp, a->vm); fpst =3D fpstatus_ptr(FPST_FPCR); - tcg_rmode =3D tcg_const_i32(arm_rmode_to_sf(FPROUNDING_ZERO)); - gen_helper_set_rmode(tcg_rmode, tcg_rmode, fpst); + tcg_rmode =3D gen_set_rmode(FPROUNDING_ZERO, fpst); gen_helper_rints(tmp, tmp, fpst); - gen_helper_set_rmode(tcg_rmode, tcg_rmode, fpst); + gen_restore_rmode(tcg_rmode, fpst); vfp_store_reg32(tmp, a->vd); return true; } @@ -2842,10 +2837,9 @@ static bool trans_VRINTZ_dp(DisasContext *s, arg_VRI= NTZ_dp *a) tmp =3D tcg_temp_new_i64(); vfp_load_reg64(tmp, a->vm); fpst =3D fpstatus_ptr(FPST_FPCR); - tcg_rmode =3D tcg_const_i32(arm_rmode_to_sf(FPROUNDING_ZERO)); - gen_helper_set_rmode(tcg_rmode, tcg_rmode, fpst); + tcg_rmode =3D gen_set_rmode(FPROUNDING_ZERO, fpst); gen_helper_rintd(tmp, tmp, fpst); - gen_helper_set_rmode(tcg_rmode, tcg_rmode, fpst); + gen_restore_rmode(tcg_rmode, fpst); vfp_store_reg64(tmp, a->vd); return true; } --=20 2.34.1