From nobody Tue Feb 10 19:34:17 2026 Delivered-To: importer2@patchew.org Authentication-Results: mx.zohomail.com; dkim=fail header.i=@wdc.com; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer2=patchew.org@nongnu.org; dmarc=fail(p=none dis=none) header.from=wdc.com ARC-Seal: i=1; a=rsa-sha256; t=1623196314; cv=none; d=zohomail.com; s=zohoarc; b=Ly1Eq+DvG7jytvOC0xYOs/SRBpxlT2rwjsM4amIz55IlCqS1sFQOmIfdMD5wyE6CoNdAFX3icxmhGdVbn5yVOI/1zz7T4EHxZj5zNVn8Bhy9tMcTmulseobNKziOdTEieskQu+tpjqAbNFyk9f6rpK5PR0SSq73pUshRZzdz/2w= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1623196314; h=Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:To; bh=4ThmdSjhHkl6bj3lFhK7FFYAtOUbjES3KmENV48gyHM=; b=J1a6pvjU3yz/jmZVYCWtNWB1SRdpp2gP3zQNSpflFHWCHFOeEUgKGWYL33E/aCHUwT1vET1mT1U9wntNyG9vS2OD7hqES7zbUpSOjypF0W0cxa79I+lqQEwF55iN2BgKZ/rjISPnkBEAsT1spyE3CokU9AcuJSyKf5ZC0GzSt94= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=fail header.i=@wdc.com; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer2=patchew.org@nongnu.org; dmarc=fail header.from= (p=none dis=none) header.from= Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 162319631434434.01859072842285; Tue, 8 Jun 2021 16:51:54 -0700 (PDT) Received: from localhost ([::1]:54908 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1lqlVh-0008J1-97 for importer2@patchew.org; Tue, 08 Jun 2021 19:51:53 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:59322) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1lqlTD-0004Wt-6x; Tue, 08 Jun 2021 19:49:19 -0400 Received: from esa1.hgst.iphmx.com ([68.232.141.245]:51222) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1lqlTA-0001Ib-Dw; Tue, 08 Jun 2021 19:49:19 -0400 Received: from uls-op-cesaip01.wdc.com (HELO uls-op-cesaep01.wdc.com) ([199.255.45.14]) by ob1.hgst.iphmx.com with ESMTP; 09 Jun 2021 07:49:14 +0800 Received: from uls-op-cesaip01.wdc.com ([10.248.3.36]) by uls-op-cesaep01.wdc.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 08 Jun 2021 16:28:19 -0700 Received: from unknown (HELO localhost.localdomain) ([10.225.165.83]) by uls-op-cesaip01.wdc.com with ESMTP; 08 Jun 2021 16:49:12 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1623196156; x=1654732156; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=UZGmnLF3AM1tb7bRMLE/EwblweL+bBzbNtMzkOh0TDk=; b=qkAl0+W1LuiOCqsUfa9V5PnQAKWluMoh3h6ShGz24b5dEkuGCKQW3/TC C4Y9VPH6Zj1hZX+lzvF3DvJ2BPY0ElHBoJzvKq/F+e0Vuu8ZI0LaiEwA0 6hnQyhdR7X5tcyj0oV71cFAg1ereHudNcH6J8FCg457aku2OrPYrfzkyz X9DKGpTg88Voonke75noofm4en2R/169gDZEkgyHATiSgs8fnHJo5h0St Y0Qu1bbgdIksSWr31OIOZhmHUnNeLtuKmsYuAZIyewrGFymmTOwX7pc// BcYuYm4zcasuUZABNCkAKkqRRTlu8+XxQlb+l2iONh526S81uXWDBxDkL A==; IronPort-SDR: 9/nFd5UUyTQZJz4UDyNV+YZlFwPOmYW5pKUVdAfmlFvNWFO6xRat8R84FHE0fNuD3Rd+aNztxe k8jx5rh+3NGu7sidbA6Qk1R3X8gZGJwyab5dRt66tkFcjLZgCt6Z+O3k0wO64PE8tfHiF176BU 8TY8Z87b/Gx/Mh1/CgAVfjVuXncm+SfDNNind4UtRLuLGj9k1g7CqMLA7IbJ8oCcz06oVgOIY6 swRcHV8RND3crX/obkZDrKwPk8R8kKHsFc5K/c6iJWTohXY6GutxOhNWazViz+mHXnmyp+T+2E jyE= X-IronPort-AV: E=Sophos;i="5.83,259,1616428800"; d="scan'208";a="282652330" IronPort-SDR: Qbq9FCFf3r2s7mpOum7Z47M2pzRi2UiHxIPwgmguLwcD0D9ncibnYwsPbjFt7rUp8ddh0GheWG yI4Y6e0Q4W9dgrDCW8B8pcc/iZN5HAcQyeXT/83/w7CPfRrihCSjyXNs0zGGA9VAbryOB+oI/T WJtO93zfg/IeCXvr6cpxK+xOnfECbyooq+pGV3FhBGgew6EU7otQzmhHto96Fk2MePcCcMP+vm fx11rRDeZEJssFUbAP6BHSnXF1kMdpE8fiOs5luBa/j/QuuhsK/FvHsjOdVr+Y17HBH+/eY083 MmsQBauF8shrhrWoXrjYUdU9 IronPort-SDR: 3VdOQjI85jErE/rmbDS+FCFOOR4ANopn49j6WIJzdi00J6d2/ab4lac4+jbU0L1HQMQpmbF2cp KfarETz15shkM00IYr83oIs2nsFGhpTe9Dete8JyapCYLcEDRjQVPV9+e6uintR/nE6nzO0ljp D5SCOkqZEQ/+N0h3NNkKejbo5zRv/nsLHYhBZdMVuqqTReNubxpNq820XC29tum6VoyRpsY6HA yGQGT+k7ALWa1FrWdnEgO1l+9+eI6G6IfCvIQmATaQhldrzp/IxWMkbZEqAgqQ0PV3rRHhRh9u hzI= WDCIronportException: Internal From: Alistair Francis To: qemu-devel@nongnu.org, qemu-riscv@nongnu.org Subject: [PATCH v2 2/3] hw/timer: Initial commit of Ibex Timer Date: Wed, 9 Jun 2021 09:48:55 +1000 Message-Id: X-Mailer: git-send-email 2.31.1 In-Reply-To: References: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer2=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=68.232.141.245; envelope-from=prvs=7863c9c60=alistair.francis@wdc.com; helo=esa1.hgst.iphmx.com X-Spam_score_int: -43 X-Spam_score: -4.4 X-Spam_bar: ---- X-Spam_report: (-4.4 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_MED=-2.3, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: alistair.francis@wdc.com, bmeng.cn@gmail.com, palmer@dabbelt.com, alistair23@gmail.com Errors-To: qemu-devel-bounces+importer2=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) Content-Type: text/plain; charset="utf-8" Add support for the Ibex timer. This is used with the RISC-V mtime/mtimecmp similar to the SiFive CLINT. We currently don't support changing the prescale or the timervalue. Signed-off-by: Alistair Francis --- include/hw/timer/ibex_timer.h | 52 ++++++ hw/timer/ibex_timer.c | 305 ++++++++++++++++++++++++++++++++++ MAINTAINERS | 6 +- hw/timer/meson.build | 1 + 4 files changed, 360 insertions(+), 4 deletions(-) create mode 100644 include/hw/timer/ibex_timer.h create mode 100644 hw/timer/ibex_timer.c diff --git a/include/hw/timer/ibex_timer.h b/include/hw/timer/ibex_timer.h new file mode 100644 index 0000000000..6a43537003 --- /dev/null +++ b/include/hw/timer/ibex_timer.h @@ -0,0 +1,52 @@ +/* + * QEMU lowRISC Ibex Timer device + * + * Copyright (c) 2021 Western Digital + * + * Permission is hereby granted, free of charge, to any person obtaining a= copy + * of this software and associated documentation files (the "Software"), t= o deal + * in the Software without restriction, including without limitation the r= ights + * to use, copy, modify, merge, publish, distribute, sublicense, and/or se= ll + * copies of the Software, and to permit persons to whom the Software is + * furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice shall be included= in + * all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS= OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL + * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OT= HER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING= FROM, + * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS = IN + * THE SOFTWARE. + */ + +#ifndef HW_IBEX_TIMER_H +#define HW_IBEX_TIMER_H + +#include "hw/sysbus.h" + +#define TYPE_IBEX_TIMER "ibex-timer" +OBJECT_DECLARE_SIMPLE_TYPE(IbexTimerState, IBEX_TIMER) + +struct IbexTimerState { + /* */ + SysBusDevice parent_obj; + + /* */ + MemoryRegion mmio; + + uint32_t timer_ctrl; + uint32_t timer_cfg0; + uint32_t timer_compare_lower0; + uint32_t timer_compare_upper0; + uint32_t timer_intr_enable; + uint32_t timer_intr_state; + uint32_t timer_intr_test; + + uint32_t timebase_freq; + + qemu_irq irq; +}; +#endif /* HW_IBEX_TIMER_H */ diff --git a/hw/timer/ibex_timer.c b/hw/timer/ibex_timer.c new file mode 100644 index 0000000000..4d55eb5088 --- /dev/null +++ b/hw/timer/ibex_timer.c @@ -0,0 +1,305 @@ +/* + * QEMU lowRISC Ibex Timer device + * + * Copyright (c) 2021 Western Digital + * + * For details check the documentation here: + * https://docs.opentitan.org/hw/ip/rv_timer/doc/ + * + * Permission is hereby granted, free of charge, to any person obtaining a= copy + * of this software and associated documentation files (the "Software"), t= o deal + * in the Software without restriction, including without limitation the r= ights + * to use, copy, modify, merge, publish, distribute, sublicense, and/or se= ll + * copies of the Software, and to permit persons to whom the Software is + * furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice shall be included= in + * all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS= OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL + * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OT= HER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING= FROM, + * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS = IN + * THE SOFTWARE. + */ + +#include "qemu/osdep.h" +#include "qemu/log.h" +#include "qemu/timer.h" +#include "hw/timer/ibex_timer.h" +#include "hw/irq.h" +#include "hw/qdev-properties.h" +#include "target/riscv/cpu.h" +#include "migration/vmstate.h" + +REG32(CTRL, 0x00) + FIELD(CTRL, ACTIVE, 0, 1) +REG32(CFG0, 0x100) + FIELD(CFG0, PRESCALE, 0, 12) + FIELD(CFG0, STEP, 16, 8) +REG32(LOWER0, 0x104) +REG32(UPPER0, 0x108) +REG32(COMPARE_LOWER0, 0x10C) +REG32(COMPARE_UPPER0, 0x110) +REG32(INTR_ENABLE, 0x114) + FIELD(INTR_ENABLE, IE_0, 0, 1) +REG32(INTR_STATE, 0x118) + FIELD(INTR_STATE, IS_0, 0, 1) +REG32(INTR_TEST, 0x11C) + FIELD(INTR_TEST, T_0, 0, 1) + +static uint64_t cpu_riscv_read_rtc(uint32_t timebase_freq) +{ + return muldiv64(qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL), + timebase_freq, NANOSECONDS_PER_SECOND); +} + +static void ibex_timer_update_irqs(IbexTimerState *s) +{ + CPUState *cs =3D qemu_get_cpu(0); + RISCVCPU *cpu =3D RISCV_CPU(cs); + uint64_t value =3D s->timer_compare_lower0 | + ((uint64_t)s->timer_compare_upper0 << 32); + uint64_t next, diff; + uint64_t now =3D cpu_riscv_read_rtc(s->timebase_freq); + + if (!(s->timer_ctrl & R_CTRL_ACTIVE_MASK)) { + /* Timer isn't active */ + return; + } + + /* Update the CPUs mtimecmp */ + cpu->env.timecmp =3D value; + + if (cpu->env.timecmp <=3D now) { + /* + * If the mtimecmp was in the past raise the interrupt now. + */ + riscv_cpu_update_mip(cpu, MIP_MTIP, BOOL_TO_MASK(1)); + if (s->timer_intr_enable & R_INTR_ENABLE_IE_0_MASK) { + s->timer_intr_state |=3D R_INTR_STATE_IS_0_MASK; + qemu_set_irq(s->irq, true); + } + return; + } + + /* Setup a timer to trigger the interrupt in the future */ + riscv_cpu_update_mip(cpu, MIP_MTIP, BOOL_TO_MASK(0)); + qemu_set_irq(s->irq, false); + + diff =3D cpu->env.timecmp - now; + next =3D qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) + + muldiv64(diff, + NANOSECONDS_PER_SECOND, + s->timebase_freq); + + if (next < qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL)) { + /* We overflowed the timer, just set it as large as we can */ + timer_mod(cpu->env.timer, 0x07FFFFFFFFFFFFFF); + } else { + timer_mod(cpu->env.timer, next); + } +} + +static void ibex_timer_cb(void *opaque) +{ + IbexTimerState *s =3D opaque; + CPUState *cs =3D qemu_get_cpu(0); + RISCVCPU *cpu =3D RISCV_CPU(cs); + + riscv_cpu_update_mip(cpu, MIP_MTIP, BOOL_TO_MASK(1)); + if (s->timer_intr_enable & R_INTR_ENABLE_IE_0_MASK) { + s->timer_intr_state |=3D R_INTR_STATE_IS_0_MASK; + qemu_set_irq(s->irq, true); + } +} + +static void ibex_timer_reset(DeviceState *dev) +{ + IbexTimerState *s =3D IBEX_TIMER(dev); + + CPUState *cpu =3D qemu_get_cpu(0); + CPURISCVState *env =3D cpu->env_ptr; + env->timer =3D timer_new_ns(QEMU_CLOCK_VIRTUAL, + &ibex_timer_cb, s); + env->timecmp =3D 0; + + s->timer_ctrl =3D 0x00000000; + s->timer_cfg0 =3D 0x00010000; + s->timer_compare_lower0 =3D 0xFFFFFFFF; + s->timer_compare_upper0 =3D 0xFFFFFFFF; + s->timer_intr_enable =3D 0x00000000; + s->timer_intr_state =3D 0x00000000; + s->timer_intr_test =3D 0x00000000; + + ibex_timer_update_irqs(s); +} + +static uint64_t ibex_timer_read(void *opaque, hwaddr addr, + unsigned int size) +{ + IbexTimerState *s =3D opaque; + uint64_t now =3D cpu_riscv_read_rtc(s->timebase_freq); + uint64_t retvalue =3D 0; + + switch (addr >> 2) { + case R_CTRL: + retvalue =3D s->timer_ctrl; + break; + case R_CFG0: + retvalue =3D s->timer_cfg0; + break; + case R_LOWER0: + retvalue =3D now; + break; + case R_UPPER0: + retvalue =3D now >> 32; + break; + case R_COMPARE_LOWER0: + retvalue =3D s->timer_compare_lower0; + break; + case R_COMPARE_UPPER0: + retvalue =3D s->timer_compare_upper0; + break; + case R_INTR_ENABLE: + retvalue =3D s->timer_intr_enable; + break; + case R_INTR_STATE: + retvalue =3D s->timer_intr_state; + break; + case R_INTR_TEST: + retvalue =3D s->timer_intr_test; + break; + default: + qemu_log_mask(LOG_GUEST_ERROR, + "%s: Bad offset 0x%"HWADDR_PRIx"\n", __func__, addr); + return 0; + } + + return retvalue; +} + +static void ibex_timer_write(void *opaque, hwaddr addr, + uint64_t val64, unsigned int size) +{ + IbexTimerState *s =3D opaque; + uint32_t val =3D val64; + + switch (addr >> 2) { + case R_CTRL: + s->timer_ctrl =3D val; + break; + case R_CFG0: + qemu_log_mask(LOG_UNIMP, "Changing prescale or step not supported"= ); + s->timer_cfg0 =3D val; + break; + case R_LOWER0: + qemu_log_mask(LOG_UNIMP, "Changing timer value is not supported"); + break; + case R_UPPER0: + qemu_log_mask(LOG_UNIMP, "Changing timer value is not supported"); + break; + case R_COMPARE_LOWER0: + s->timer_compare_lower0 =3D val; + ibex_timer_update_irqs(s); + break; + case R_COMPARE_UPPER0: + s->timer_compare_upper0 =3D val; + ibex_timer_update_irqs(s); + break; + case R_INTR_ENABLE: + s->timer_intr_enable =3D val; + break; + case R_INTR_STATE: + /* Write 1 to clear */ + s->timer_intr_state &=3D ~val; + break; + case R_INTR_TEST: + s->timer_intr_test =3D val; + if (s->timer_intr_enable & + s->timer_intr_test & + R_INTR_ENABLE_IE_0_MASK) { + s->timer_intr_state |=3D R_INTR_STATE_IS_0_MASK; + qemu_set_irq(s->irq, true); + } + break; + default: + qemu_log_mask(LOG_GUEST_ERROR, + "%s: Bad offset 0x%"HWADDR_PRIx"\n", __func__, addr); + } +} + +static const MemoryRegionOps ibex_timer_ops =3D { + .read =3D ibex_timer_read, + .write =3D ibex_timer_write, + .endianness =3D DEVICE_NATIVE_ENDIAN, + .impl.min_access_size =3D 4, + .impl.max_access_size =3D 4, +}; + +static int ibex_timer_post_load(void *opaque, int version_id) +{ + IbexTimerState *s =3D opaque; + + ibex_timer_update_irqs(s); + return 0; +} + +static const VMStateDescription vmstate_ibex_timer =3D { + .name =3D TYPE_IBEX_TIMER, + .version_id =3D 1, + .minimum_version_id =3D 1, + .post_load =3D ibex_timer_post_load, + .fields =3D (VMStateField[]) { + VMSTATE_UINT32(timer_ctrl, IbexTimerState), + VMSTATE_UINT32(timer_cfg0, IbexTimerState), + VMSTATE_UINT32(timer_compare_lower0, IbexTimerState), + VMSTATE_UINT32(timer_compare_upper0, IbexTimerState), + VMSTATE_UINT32(timer_intr_enable, IbexTimerState), + VMSTATE_UINT32(timer_intr_state, IbexTimerState), + VMSTATE_UINT32(timer_intr_test, IbexTimerState), + VMSTATE_END_OF_LIST() + } +}; + +static Property ibex_timer_properties[] =3D { + DEFINE_PROP_UINT32("timebase-freq", IbexTimerState, timebase_freq, 100= 00), + DEFINE_PROP_END_OF_LIST(), +}; + +static void ibex_timer_init(Object *obj) +{ + IbexTimerState *s =3D IBEX_TIMER(obj); + + sysbus_init_irq(SYS_BUS_DEVICE(obj), &s->irq); + + memory_region_init_io(&s->mmio, obj, &ibex_timer_ops, s, + TYPE_IBEX_TIMER, 0x400); + sysbus_init_mmio(SYS_BUS_DEVICE(obj), &s->mmio); +} + +static void ibex_timer_class_init(ObjectClass *klass, void *data) +{ + DeviceClass *dc =3D DEVICE_CLASS(klass); + + dc->reset =3D ibex_timer_reset; + dc->vmsd =3D &vmstate_ibex_timer; + device_class_set_props(dc, ibex_timer_properties); +} + +static const TypeInfo ibex_timer_info =3D { + .name =3D TYPE_IBEX_TIMER, + .parent =3D TYPE_SYS_BUS_DEVICE, + .instance_size =3D sizeof(IbexTimerState), + .instance_init =3D ibex_timer_init, + .class_init =3D ibex_timer_class_init, +}; + +static void ibex_timer_register_types(void) +{ + type_register_static(&ibex_timer_info); +} + +type_init(ibex_timer_register_types) diff --git a/MAINTAINERS b/MAINTAINERS index 7d9cd29042..b661c9c14e 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -1363,11 +1363,9 @@ M: Alistair Francis L: qemu-riscv@nongnu.org S: Supported F: hw/riscv/opentitan.c -F: hw/char/ibex_uart.c -F: hw/intc/ibex_plic.c +F: hw/*/ibex_*.c F: include/hw/riscv/opentitan.h -F: include/hw/char/ibex_uart.h -F: include/hw/intc/ibex_plic.h +F: include/hw/*/ibex_*.h =20 Microchip PolarFire SoC Icicle Kit M: Bin Meng diff --git a/hw/timer/meson.build b/hw/timer/meson.build index 157f540ecd..1aa3cd2284 100644 --- a/hw/timer/meson.build +++ b/hw/timer/meson.build @@ -33,5 +33,6 @@ softmmu_ss.add(when: 'CONFIG_SSE_COUNTER', if_true: files= ('sse-counter.c')) softmmu_ss.add(when: 'CONFIG_SSE_TIMER', if_true: files('sse-timer.c')) softmmu_ss.add(when: 'CONFIG_STM32F2XX_TIMER', if_true: files('stm32f2xx_t= imer.c')) softmmu_ss.add(when: 'CONFIG_XILINX', if_true: files('xilinx_timer.c')) +specific_ss.add(when: 'CONFIG_IBEX', if_true: files('ibex_timer.c')) =20 specific_ss.add(when: 'CONFIG_AVR_TIMER16', if_true: files('avr_timer16.c'= )) --=20 2.31.1