From nobody Sat May 4 21:43:42 2024 Delivered-To: importer2@patchew.org Received-SPF: pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; envelope-from=linux-kernel-owner@vger.kernel.org; helo=vger.kernel.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail(p=quarantine dis=quarantine) header.from=ti.com ARC-Seal: i=1; a=rsa-sha256; t=1615393245; cv=none; d=zohomail.com; s=zohoarc; b=B+k/wLUh3My/4D/MIkFOZr6EyPsf62gZEIMOfVkJpo39KL1NHC6vXUfXZsu34XK88BBKR2bGuaDUGYP1JNhIzOo7cvFSIUIiCxUGE97WxtGiBI17BW/SwjjPDKTdPlCjQ7WW6LEz2uKHPMxUtWXxOU9Dk1eECHAs0LgbMuzHA0U= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1615393245; h=Content-Type:Cc:Date:From:In-Reply-To:List-Id:MIME-Version:Message-ID:References:Subject:To; bh=hxK2IwJTgVPEf+R9FyefZiRkEYa/Ar9jWW/559OJMmE=; b=mZJShJCU/srqgeeqtWC69o1XaDOULbz+THk/87GrsiWPuSBy7sLTbkhbDiWQyFu4dhSukwss4l1WO53BGnlU9Tpr5Mh/xml8LsyrBVPqB/Ib0CGufEB12EtZTAhQK3eO9q5oqzAKxQPgx6piHbw+/ECGbDxl5M0lpDovJlJORcs= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail header.from= (p=quarantine dis=quarantine) header.from= Return-Path: Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mx.zohomail.com with SMTP id 1615393245238551.7075213054318; Wed, 10 Mar 2021 08:20:45 -0800 (PST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233214AbhCJQUP (ORCPT ); Wed, 10 Mar 2021 11:20:15 -0500 Received: from fllv0016.ext.ti.com ([198.47.19.142]:58164 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232799AbhCJQTl (ORCPT ); Wed, 10 Mar 2021 11:19:41 -0500 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 12AGJaMm082430; Wed, 10 Mar 2021 10:19:36 -0600 Received: from DLEE108.ent.ti.com (dlee108.ent.ti.com [157.170.170.38]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 12AGJabL113090 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 10 Mar 2021 10:19:36 -0600 Received: from DLEE115.ent.ti.com (157.170.170.26) by DLEE108.ent.ti.com (157.170.170.38) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2; Wed, 10 Mar 2021 10:19:36 -0600 Received: from fllv0039.itg.ti.com (10.64.41.19) by DLEE115.ent.ti.com (157.170.170.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2 via Frontend Transport; Wed, 10 Mar 2021 10:19:36 -0600 Received: from gsaswath-HP-ProBook-640-G5.dal.design.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 12AGJPxs058353; Wed, 10 Mar 2021 10:19:31 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1615393176; bh=hxK2IwJTgVPEf+R9FyefZiRkEYa/Ar9jWW/559OJMmE=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=Xdu3dRRvPQwY0KaF1TY/sxtB5MYINzk7zThrD0qS3l7Q4F0c/oSIknAitFXETYRpN z6z+st6C+gPfMNPIwAsKTQw3ztHinkRcO7FFpprQdcuFIbKS+SMw6WHJCBspMl3cWN Fg6aHEy4c2xgsd823m7Yjaw9/qT8ujj5F9Av6aXI= From: Aswath Govindraju CC: Vignesh Raghavendra , Lokesh Vutla , Kishon Vijay Abraham I , , Faiz Abbas , Sekhar Nori , Nishanth Menon , Tero Kristo , Rob Herring , , , Subject: [PATCH v5 1/3] arm64: dts: ti: k3-j7200: Add gpio nodes Date: Wed, 10 Mar 2021 21:49:21 +0530 Message-ID: <20210310161924.22256-2-a-govindraju@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210310161924.22256-1-a-govindraju@ti.com> References: <20210310161924.22256-1-a-govindraju@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 To: unlisted-recipients:; (no To-header on input) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-ZohoMail-DKIM: fail (Header signature does not verify) Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Faiz Abbas There are 4 instances of gpio modules in main domain: gpio0, gpio2, gpio4 and gpio6 Groups are created to provide protection between different processor virtual worlds. Each of these modules I/O pins are muxed within the group. Exactly one module can be selected to control the corresponding pin by selecting it in the pad mux configuration registers. This group in main domain pins out 69 lines (5 banks). Add DT modes for each module instance in the main domain. Similar to the gpio groups in main domain, there is one gpio group in wakeup domain with 2 module instances in it. The gpio group pins out 72 pins (6 banks) of the first 85 gpio lines. Add DT nodes for each module instance in the wakeup domain. Signed-off-by: Faiz Abbas Signed-off-by: Sekhar Nori Signed-off-by: Aswath Govindraju --- arch/arm64/boot/dts/ti/k3-j7200-main.dtsi | 72 +++++++++++++++++++ .../boot/dts/ti/k3-j7200-mcu-wakeup.dtsi | 34 +++++++++ 2 files changed, 106 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi b/arch/arm64/boot/dt= s/ti/k3-j7200-main.dtsi index 17477ab0fd8e..e60650a62b14 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi @@ -672,6 +672,78 @@ }; }; =20 + main_gpio0: gpio@600000 { + compatible =3D "ti,j721e-gpio", "ti,keystone-gpio"; + reg =3D <0x00 0x00600000 0x00 0x100>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-parent =3D <&main_gpio_intr>; + interrupts =3D <145>, <146>, <147>, <148>, + <149>; + interrupt-controller; + #interrupt-cells =3D <2>; + #address-cells =3D <0>; + ti,ngpio =3D <69>; + ti,davinci-gpio-unbanked =3D <0>; + power-domains =3D <&k3_pds 105 TI_SCI_PD_EXCLUSIVE>; + clocks =3D <&k3_clks 105 0>; + clock-names =3D "gpio"; + }; + + main_gpio2: gpio@610000 { + compatible =3D "ti,j721e-gpio", "ti,keystone-gpio"; + reg =3D <0x00 0x00610000 0x00 0x100>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-parent =3D <&main_gpio_intr>; + interrupts =3D <154>, <155>, <156>, <157>, + <158>; + interrupt-controller; + #interrupt-cells =3D <2>; + #address-cells =3D <0>; + ti,ngpio =3D <69>; + ti,davinci-gpio-unbanked =3D <0>; + power-domains =3D <&k3_pds 107 TI_SCI_PD_EXCLUSIVE>; + clocks =3D <&k3_clks 107 0>; + clock-names =3D "gpio"; + }; + + main_gpio4: gpio@620000 { + compatible =3D "ti,j721e-gpio", "ti,keystone-gpio"; + reg =3D <0x00 0x00620000 0x00 0x100>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-parent =3D <&main_gpio_intr>; + interrupts =3D <163>, <164>, <165>, <166>, + <167>; + interrupt-controller; + #interrupt-cells =3D <2>; + #address-cells =3D <0>; + ti,ngpio =3D <69>; + ti,davinci-gpio-unbanked =3D <0>; + power-domains =3D <&k3_pds 109 TI_SCI_PD_EXCLUSIVE>; + clocks =3D <&k3_clks 109 0>; + clock-names =3D "gpio"; + }; + + main_gpio6: gpio@630000 { + compatible =3D "ti,j721e-gpio", "ti,keystone-gpio"; + reg =3D <0x00 0x00630000 0x00 0x100>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-parent =3D <&main_gpio_intr>; + interrupts =3D <172>, <173>, <174>, <175>, + <176>; + interrupt-controller; + #interrupt-cells =3D <2>; + #address-cells =3D <0>; + ti,ngpio =3D <69>; + ti,davinci-gpio-unbanked =3D <0>; + power-domains =3D <&k3_pds 111 TI_SCI_PD_EXCLUSIVE>; + clocks =3D <&k3_clks 111 0>; + clock-names =3D "gpio"; + }; + main_r5fss0: r5fss@5c00000 { compatible =3D "ti,j7200-r5fss"; ti,cluster-mode =3D <1>; diff --git a/arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi b/arch/arm64/b= oot/dts/ti/k3-j7200-mcu-wakeup.dtsi index 359e3e8a8cd0..1dd5b30edc6c 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi @@ -107,6 +107,40 @@ ti,interrupt-ranges =3D <16 960 16>; }; =20 + wkup_gpio0: gpio@42110000 { + compatible =3D "ti,j721e-gpio", "ti,keystone-gpio"; + reg =3D <0x00 0x42110000 0x00 0x100>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-parent =3D <&wkup_gpio_intr>; + interrupts =3D <103>, <104>, <105>, <106>, <107>, <108>; + interrupt-controller; + #interrupt-cells =3D <2>; + #address-cells =3D <0>; + ti,ngpio =3D <85>; + ti,davinci-gpio-unbanked =3D <0>; + power-domains =3D <&k3_pds 113 TI_SCI_PD_EXCLUSIVE>; + clocks =3D <&k3_clks 113 0>; + clock-names =3D "gpio"; + }; + + wkup_gpio1: gpio@42100000 { + compatible =3D "ti,j721e-gpio", "ti,keystone-gpio"; + reg =3D <0x00 0x42100000 0x00 0x100>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-parent =3D <&wkup_gpio_intr>; + interrupts =3D <112>, <113>, <114>, <115>, <116>, <117>; + interrupt-controller; + #interrupt-cells =3D <2>; + #address-cells =3D <0>; + ti,ngpio =3D <85>; + ti,davinci-gpio-unbanked =3D <0>; + power-domains =3D <&k3_pds 114 TI_SCI_PD_EXCLUSIVE>; + clocks =3D <&k3_clks 114 0>; + clock-names =3D "gpio"; + }; + mcu_navss: bus@28380000 { compatible =3D "simple-mfd"; #address-cells =3D <2>; --=20 2.17.1 From nobody Sat May 4 21:43:42 2024 Delivered-To: importer2@patchew.org Received-SPF: pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; envelope-from=linux-kernel-owner@vger.kernel.org; helo=vger.kernel.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail(p=quarantine dis=quarantine) header.from=ti.com ARC-Seal: i=1; a=rsa-sha256; t=1615393246; cv=none; d=zohomail.com; s=zohoarc; b=eAyhpa1LRC1H98k9lSJ1A/h/WSs2T/5S4H2wMCoO5tExORen52D85Bo8NEUaFJOzAAZeAmA2QOtpY6JB9LNF3TRPp4adrKuCZ/x1Qc9aGLHxZHmCn6aT7ZrfoA7zh2c2J4gFeYXINH254uGQYfdvXmIx6uxHsVEB8cK0WkiX+vY= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1615393246; h=Content-Type:Cc:Date:From:In-Reply-To:List-Id:MIME-Version:Message-ID:References:Subject:To; bh=NS617L7GBDvhALxjhlVPMrApfi+ZXBRnh8cjYPPANU0=; b=hANruXd7+8480F8cK3gy64AosELak+Twn0jSw/58IWcppNOleM7BgztbfABRXEHmKHnrXFX6POTC6r8Hu97qSH4eQ5TcRLvLmGn5m2du89lr9YUll95sfupK6vCbcKKsruN5S/mGoL95EJBhcDX03Rjah1YYId1AAJ+xHLUwspw= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail header.from= (p=quarantine dis=quarantine) header.from= Return-Path: Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mx.zohomail.com with SMTP id 1615393246120651.1210629778328; Wed, 10 Mar 2021 08:20:46 -0800 (PST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233273AbhCJQUS (ORCPT ); Wed, 10 Mar 2021 11:20:18 -0500 Received: from fllv0015.ext.ti.com ([198.47.19.141]:53900 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232925AbhCJQTq (ORCPT ); Wed, 10 Mar 2021 11:19:46 -0500 Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 12AGJguU001100; Wed, 10 Mar 2021 10:19:42 -0600 Received: from DFLE109.ent.ti.com (dfle109.ent.ti.com [10.64.6.30]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 12AGJgWh022942 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 10 Mar 2021 10:19:42 -0600 Received: from DFLE112.ent.ti.com (10.64.6.33) by DFLE109.ent.ti.com (10.64.6.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2; Wed, 10 Mar 2021 10:19:41 -0600 Received: from fllv0039.itg.ti.com (10.64.41.19) by DFLE112.ent.ti.com (10.64.6.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2 via Frontend Transport; Wed, 10 Mar 2021 10:19:42 -0600 Received: from gsaswath-HP-ProBook-640-G5.dal.design.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 12AGJPxt058353; Wed, 10 Mar 2021 10:19:37 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1615393182; bh=NS617L7GBDvhALxjhlVPMrApfi+ZXBRnh8cjYPPANU0=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=TQhf+wok2HD58xslWBLC8Be2jdnXq4ZJqx6OD/XK2uwmqzrshdTU0T0wChXqQthhz HpDx8aR/CpbmCIK68KHgqAym5fo6OKod1h9dftjy3pqDTOHpgTRxipJmtPuVQxj/4Y Vlcykwmh86zCvlJrx0N6fEzRmicyxNrebxXpl4UY= From: Aswath Govindraju CC: Vignesh Raghavendra , Lokesh Vutla , Kishon Vijay Abraham I , , Faiz Abbas , Sekhar Nori , Nishanth Menon , Tero Kristo , Rob Herring , , , Subject: [PATCH v5 2/3] arm64: dts: ti: k3-j7200-common-proc-board: Disable unused gpio modules Date: Wed, 10 Mar 2021 21:49:22 +0530 Message-ID: <20210310161924.22256-3-a-govindraju@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210310161924.22256-1-a-govindraju@ti.com> References: <20210310161924.22256-1-a-govindraju@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 To: unlisted-recipients:; (no To-header on input) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-ZohoMail-DKIM: fail (Header signature does not verify) Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Faiz Abbas There are 6 gpio instances inside SoC with 2 groups as show below: Group one: wkup_gpio0, wkup_gpio1 Group two: main_gpio0, main_gpio2, main_gpio4, main_gpio6 Only one instance from each group can be used at a time. So use main_gpio0 and wkup_gpio0 in current linux context and disable the rest of the nodes. Signed-off-by: Faiz Abbas Signed-off-by: Sekhar Nori Signed-off-by: Aswath Govindraju --- .../boot/dts/ti/k3-j7200-common-proc-board.dts | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts b/arch/a= rm64/boot/dts/ti/k3-j7200-common-proc-board.dts index 4a7182abccf5..b493f939b09a 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts +++ b/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts @@ -122,6 +122,22 @@ status =3D "disabled"; }; =20 +&main_gpio2 { + status =3D "disabled"; +}; + +&main_gpio4 { + status =3D "disabled"; +}; + +&main_gpio6 { + status =3D "disabled"; +}; + +&wkup_gpio1 { + status =3D "disabled"; +}; + &mcu_cpsw { pinctrl-names =3D "default"; pinctrl-0 =3D <&mcu_cpsw_pins_default &mcu_mdio_pins_default>; --=20 2.17.1 From nobody Sat May 4 21:43:42 2024 Delivered-To: importer2@patchew.org Received-SPF: pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; envelope-from=linux-kernel-owner@vger.kernel.org; helo=vger.kernel.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail(p=quarantine dis=quarantine) header.from=ti.com ARC-Seal: i=1; a=rsa-sha256; t=1615393246; cv=none; d=zohomail.com; s=zohoarc; b=Z/13Fj1qIh+I8RJxXAQ0SQ4q1UJ/QpWJcVHY5Wmtz3c6l/oqrK+vHoEKxOEtuMz9yHWKAk2FgwigJn82ZaKi/RVqpWqTMbZCkzVCr2loiGPC2R90k1gTexjUhVEi23aOCvk4s1UZ4K8wcvccATgwZfJGAU+NIcgx0DKrdV/SeRM= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1615393246; h=Content-Type:Cc:Date:From:In-Reply-To:List-Id:MIME-Version:Message-ID:References:Subject:To; bh=brJbN5hY0VNQtCdH8B70Z48CbQBRt0yBGCtP/QfNbX0=; b=cGEI2PI3Em4TL7K1x30KUzkGTGTdxyPa6/hhpnSFkEuOYU2mrXnyAaFOYiFYJKsA41n6rqHlEs44v9AANl0HVSx7/fv9nbau2mH+zSJsIe+BHVlFhqhk5R69nSJ/GeuCuqi/JOxgzGKJRQxoLIj0WE1yEFlmKbcsVgCJ7CF41xg= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail header.from= (p=quarantine dis=quarantine) header.from= Return-Path: Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mx.zohomail.com with SMTP id 1615393246430666.5282169346244; Wed, 10 Mar 2021 08:20:46 -0800 (PST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233317AbhCJQUV (ORCPT ); Wed, 10 Mar 2021 11:20:21 -0500 Received: from fllv0015.ext.ti.com ([198.47.19.141]:53932 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232818AbhCJQTy (ORCPT ); Wed, 10 Mar 2021 11:19:54 -0500 Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 12AGJmNG001167; Wed, 10 Mar 2021 10:19:48 -0600 Received: from DFLE104.ent.ti.com (dfle104.ent.ti.com [10.64.6.25]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 12AGJmuh082063 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 10 Mar 2021 10:19:48 -0600 Received: from DFLE107.ent.ti.com (10.64.6.28) by DFLE104.ent.ti.com (10.64.6.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2; Wed, 10 Mar 2021 10:19:48 -0600 Received: from fllv0039.itg.ti.com (10.64.41.19) by DFLE107.ent.ti.com (10.64.6.28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2 via Frontend Transport; Wed, 10 Mar 2021 10:19:48 -0600 Received: from gsaswath-HP-ProBook-640-G5.dal.design.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 12AGJPxu058353; Wed, 10 Mar 2021 10:19:44 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1615393188; bh=brJbN5hY0VNQtCdH8B70Z48CbQBRt0yBGCtP/QfNbX0=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=Vmy4yd/2OWjjrSv0mKzN9+Jgsc9U7sWTSkFP54qXmm/LSomAuessI4CbPQlnzpgw+ VgYUvGNXIYO7joeQ7U8U9RonLjwOr37wnKuiMojA6jE4XnpKlw7gMLQxT4KNIfC0FU LT7jIdc4qBTOaM/wM0uSYc4nssNYGl96f2NKnPdo= From: Aswath Govindraju CC: Vignesh Raghavendra , Lokesh Vutla , Kishon Vijay Abraham I , , Nishanth Menon , Tero Kristo , Rob Herring , , , Subject: [PATCH v5 3/3] arm64: dts: ti: k3-j7200: Add support for higher speed modes and update delay select values for MMCSD subsystems Date: Wed, 10 Mar 2021 21:49:23 +0530 Message-ID: <20210310161924.22256-4-a-govindraju@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210310161924.22256-1-a-govindraju@ti.com> References: <20210310161924.22256-1-a-govindraju@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 To: unlisted-recipients:; (no To-header on input) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-ZohoMail-DKIM: fail (Header signature does not verify) Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The following speed modes are now supported in J7200 SoC, - HS200 and HS400 modes at 1.8 V card voltage, in MMCSD0 subsystem [1]. - UHS-I speed modes in MMCSD1 subsystem [1]. Add support for UHS-I modes by adding voltage regulator device tree nodes and corresponding pinmux details, to power cycle and voltage switch cards. Set respective tags in sdhci0 and remove no-1-8-v tag from sdhci1 device tree nodes. Also update the delay values for various speed modes supported, based on the latest J7200 datasheet[2] [1] - section 12.3.6.1.1 MMCSD Features, in https://www.ti.com/lit/ug/spruiu1a/spruiu1a.pdf [2] - https://www.ti.com/lit/ds/symlink/dra821a.pdf Signed-off-by: Aswath Govindraju --- .../dts/ti/k3-j7200-common-proc-board.dts | 42 +++++++++++++++++++ arch/arm64/boot/dts/ti/k3-j7200-main.dtsi | 14 ++++++- 2 files changed, 54 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts b/arch/a= rm64/boot/dts/ti/k3-j7200-common-proc-board.dts index b493f939b09a..6f90c3b1cf45 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts +++ b/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts @@ -16,6 +16,29 @@ stdout-path =3D "serial2:115200n8"; bootargs =3D "console=3DttyS2,115200n8 earlycon=3Dns16550a,mmio32,0x0280= 0000"; }; + + vdd_mmc1: fixedregulator-sd { + compatible =3D "regulator-fixed"; + regulator-name =3D "vdd_mmc1"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-boot-on; + enable-active-high; + gpios =3D <&exp2 2 GPIO_ACTIVE_HIGH>; + }; + + vdd_sd_dv: gpio-regulator-vdd-sd-dv { + compatible =3D "regulator-gpio"; + regulator-name =3D "vdd_sd_dv"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&vdd_sd_dv_pins_default>; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <3300000>; + regulator-boot-on; + gpios =3D <&main_gpio0 55 GPIO_ACTIVE_HIGH>; + states =3D <1800000 0x0 + 3300000 0x1>; + }; }; =20 &wkup_pmx0 { @@ -45,6 +68,13 @@ }; =20 &main_pmx0 { + main_i2c0_pins_default: main-i2c0-pins-default { + pinctrl-single,pins =3D < + J721E_IOPAD(0xd4, PIN_INPUT_PULLUP, 0) /* (V3) I2C0_SCL */ + J721E_IOPAD(0xd8, PIN_INPUT_PULLUP, 0) /* (W2) I2C0_SDA */ + >; + }; + main_i2c1_pins_default: main-i2c1-pins-default { pinctrl-single,pins =3D < J721E_IOPAD(0xdc, PIN_INPUT_PULLUP, 3) /* (U3) ECAP0_IN_APWM_OUT.I2C1_S= CL */ @@ -70,6 +100,12 @@ J721E_IOPAD(0x120, PIN_OUTPUT, 0) /* (T4) USB0_DRVVBUS */ >; }; + + vdd_sd_dv_pins_default: vdd_sd_dv_pins_default { + pinctrl-single,pins =3D < + J721E_IOPAD(0xd0, PIN_INPUT, 7) /* (T5) SPI0_D1.GPIO0_55 */ + >; + }; }; =20 &wkup_uart0 { @@ -157,6 +193,10 @@ }; =20 &main_i2c0 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&main_i2c0_pins_default>; + clock-frequency =3D <400000>; + exp1: gpio@20 { compatible =3D "ti,tca6416"; reg =3D <0x20>; @@ -206,6 +246,8 @@ /* SD card */ pinctrl-0 =3D <&main_mmc1_pins_default>; pinctrl-names =3D "default"; + vmmc-supply =3D <&vdd_mmc1>; + vqmmc-supply =3D <&vdd_sd_dv>; ti,driver-strength-ohm =3D <50>; disable-wp; }; diff --git a/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi b/arch/arm64/boot/dt= s/ti/k3-j7200-main.dtsi index e60650a62b14..f86c493a44f1 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi @@ -512,11 +512,16 @@ ti,otap-del-sel-mmc-hs =3D <0x0>; ti,otap-del-sel-ddr52 =3D <0x6>; ti,otap-del-sel-hs200 =3D <0x8>; - ti,otap-del-sel-hs400 =3D <0x0>; + ti,otap-del-sel-hs400 =3D <0x5>; + ti,itap-del-sel-legacy =3D <0x10>; + ti,itap-del-sel-mmc-hs =3D <0xa>; ti,strobe-sel =3D <0x77>; + ti,clkbuf-sel =3D <0x7>; ti,trm-icp =3D <0x8>; bus-width =3D <8>; mmc-ddr-1_8v; + mmc-hs200-1_8v; + mmc-hs400-1_8v; dma-coherent; }; =20 @@ -534,7 +539,12 @@ ti,otap-del-sel-sdr50 =3D <0xc>; ti,otap-del-sel-sdr104 =3D <0x5>; ti,otap-del-sel-ddr50 =3D <0xc>; - no-1-8-v; + ti,itap-del-sel-legacy =3D <0x0>; + ti,itap-del-sel-sd-hs =3D <0x0>; + ti,itap-del-sel-sdr12 =3D <0x0>; + ti,itap-del-sel-sdr25 =3D <0x0>; + ti,clkbuf-sel =3D <0x7>; + ti,trm-icp =3D <0x8>; dma-coherent; }; =20 --=20 2.17.1