From nobody Sat May 4 13:01:49 2024 Delivered-To: importer2@patchew.org Received-SPF: pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; envelope-from=linux-kernel-owner@vger.kernel.org; helo=vger.kernel.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail(p=quarantine dis=quarantine) header.from=ti.com ARC-Seal: i=1; a=rsa-sha256; t=1616740964; cv=none; d=zohomail.com; s=zohoarc; b=gZxgt/TQFyB+2iLlSLH79o9f8iP+gUhl8ezzNXFQYvIdk6sw1Teq+bq9V6yPkRwsM5pxTpaFrKHPKnFClACbLOv2gGQDC1y2UxQvWNwyTicdWjt5pzOkNapsy5ZXZEYwo550D44jPt6rtHrxl49sIEd9hCRE7GK/x/CF49ik2sY= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1616740964; h=Content-Type:Cc:Date:From:In-Reply-To:List-Id:MIME-Version:Message-ID:References:Subject:To; bh=Dr4LHoqOWSsZAcnpqcfoAztyJbkQnZL0/LcVqWiFSTk=; b=RPtAq6k9ps9jtJlefG7LN7lnPdTLplbtnoA4QUwDj5s8VYVlgJHZ8C0Y/kDX04UGsOQcLX9eyo8o85hSTEnxa4bU0W5/QQVIKwvVPt9/NDfNJSn9HSw3Zxy/zyoFe23exFtQC9ozHLByz/LTSBjcYcnn6Xxu3aw0ZjdycQyLDaM= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail header.from= (p=quarantine dis=quarantine) header.from= Return-Path: Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mx.zohomail.com with SMTP id 1616740964222270.79038542490764; Thu, 25 Mar 2021 23:42:44 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231129AbhCZGmO (ORCPT ); Fri, 26 Mar 2021 02:42:14 -0400 Received: from fllv0015.ext.ti.com ([198.47.19.141]:43062 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230300AbhCZGlh (ORCPT ); Fri, 26 Mar 2021 02:41:37 -0400 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 12Q6fVSX077236; Fri, 26 Mar 2021 01:41:31 -0500 Received: from DFLE115.ent.ti.com (dfle115.ent.ti.com [10.64.6.36]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 12Q6fVvc047395 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 26 Mar 2021 01:41:31 -0500 Received: from DFLE115.ent.ti.com (10.64.6.36) by DFLE115.ent.ti.com (10.64.6.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2; Fri, 26 Mar 2021 01:41:31 -0500 Received: from fllv0040.itg.ti.com (10.64.41.20) by DFLE115.ent.ti.com (10.64.6.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2 via Frontend Transport; Fri, 26 Mar 2021 01:41:31 -0500 Received: from gsaswath-HP-ProBook-640-G5.dal.design.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 12Q6fNO4089943; Fri, 26 Mar 2021 01:41:28 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1616740891; bh=Dr4LHoqOWSsZAcnpqcfoAztyJbkQnZL0/LcVqWiFSTk=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=AmPiPidfEd26pLEdGy7Ve1sS5B+t+CHyoHtYSl/VXuumLC7WIb0CECqLZoPXIV5qb 3UWkT88sE3YpxFpwhInHj7vA/f/EJjpjHrkodsG7FONJrCtyCnIQ2QCXlWQZR+oQwC iyRP7iumCNF7Elljz3O01FPVcYIR6k0R80VTTZIU= From: Aswath Govindraju CC: Vignesh Raghavendra , Lokesh Vutla , Kishon Vijay Abraham I , Aswath Govindraju , Faiz Abbas , Sekhar Nori , Nishanth Menon , Tero Kristo , Rob Herring , , , Subject: [PATCH v9 1/3] arm64: dts: ti: k3-j7200: Add gpio nodes Date: Fri, 26 Mar 2021 12:11:18 +0530 Message-ID: <20210326064120.31919-2-a-govindraju@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210326064120.31919-1-a-govindraju@ti.com> References: <20210326064120.31919-1-a-govindraju@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 To: unlisted-recipients:; (no To-header on input) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-ZohoMail-DKIM: fail (Header signature does not verify) Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Faiz Abbas There are 4 instances of gpio modules in main domain: gpio0, gpio2, gpio4 and gpio6 Groups are created to provide protection between different processor virtual worlds. Each of these modules I/O pins are muxed within the group. Exactly one module can be selected to control the corresponding pin by selecting it in the pad mux configuration registers. This group in main domain pins out 69 lines (5 banks). Add DT modes for each module instance in the main domain. Similar to the gpio groups in main domain, there is one gpio group in wakeup domain with 2 module instances in it. The gpio group pins out 72 pins (6 banks) of the first 85 gpio lines. Add DT nodes for each module instance in the wakeup domain. Signed-off-by: Faiz Abbas Signed-off-by: Sekhar Nori Signed-off-by: Aswath Govindraju Reviewed-by: Grygorii Strashko --- arch/arm64/boot/dts/ti/k3-j7200-main.dtsi | 72 +++++++++++++++++++ .../boot/dts/ti/k3-j7200-mcu-wakeup.dtsi | 34 +++++++++ 2 files changed, 106 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi b/arch/arm64/boot/dt= s/ti/k3-j7200-main.dtsi index 17477ab0fd8e..e60650a62b14 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi @@ -672,6 +672,78 @@ }; }; =20 + main_gpio0: gpio@600000 { + compatible =3D "ti,j721e-gpio", "ti,keystone-gpio"; + reg =3D <0x00 0x00600000 0x00 0x100>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-parent =3D <&main_gpio_intr>; + interrupts =3D <145>, <146>, <147>, <148>, + <149>; + interrupt-controller; + #interrupt-cells =3D <2>; + #address-cells =3D <0>; + ti,ngpio =3D <69>; + ti,davinci-gpio-unbanked =3D <0>; + power-domains =3D <&k3_pds 105 TI_SCI_PD_EXCLUSIVE>; + clocks =3D <&k3_clks 105 0>; + clock-names =3D "gpio"; + }; + + main_gpio2: gpio@610000 { + compatible =3D "ti,j721e-gpio", "ti,keystone-gpio"; + reg =3D <0x00 0x00610000 0x00 0x100>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-parent =3D <&main_gpio_intr>; + interrupts =3D <154>, <155>, <156>, <157>, + <158>; + interrupt-controller; + #interrupt-cells =3D <2>; + #address-cells =3D <0>; + ti,ngpio =3D <69>; + ti,davinci-gpio-unbanked =3D <0>; + power-domains =3D <&k3_pds 107 TI_SCI_PD_EXCLUSIVE>; + clocks =3D <&k3_clks 107 0>; + clock-names =3D "gpio"; + }; + + main_gpio4: gpio@620000 { + compatible =3D "ti,j721e-gpio", "ti,keystone-gpio"; + reg =3D <0x00 0x00620000 0x00 0x100>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-parent =3D <&main_gpio_intr>; + interrupts =3D <163>, <164>, <165>, <166>, + <167>; + interrupt-controller; + #interrupt-cells =3D <2>; + #address-cells =3D <0>; + ti,ngpio =3D <69>; + ti,davinci-gpio-unbanked =3D <0>; + power-domains =3D <&k3_pds 109 TI_SCI_PD_EXCLUSIVE>; + clocks =3D <&k3_clks 109 0>; + clock-names =3D "gpio"; + }; + + main_gpio6: gpio@630000 { + compatible =3D "ti,j721e-gpio", "ti,keystone-gpio"; + reg =3D <0x00 0x00630000 0x00 0x100>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-parent =3D <&main_gpio_intr>; + interrupts =3D <172>, <173>, <174>, <175>, + <176>; + interrupt-controller; + #interrupt-cells =3D <2>; + #address-cells =3D <0>; + ti,ngpio =3D <69>; + ti,davinci-gpio-unbanked =3D <0>; + power-domains =3D <&k3_pds 111 TI_SCI_PD_EXCLUSIVE>; + clocks =3D <&k3_clks 111 0>; + clock-names =3D "gpio"; + }; + main_r5fss0: r5fss@5c00000 { compatible =3D "ti,j7200-r5fss"; ti,cluster-mode =3D <1>; diff --git a/arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi b/arch/arm64/b= oot/dts/ti/k3-j7200-mcu-wakeup.dtsi index 5408ec815d58..4e4ea7655fe2 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi @@ -107,6 +107,40 @@ ti,interrupt-ranges =3D <16 960 16>; }; =20 + wkup_gpio0: gpio@42110000 { + compatible =3D "ti,j721e-gpio", "ti,keystone-gpio"; + reg =3D <0x00 0x42110000 0x00 0x100>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-parent =3D <&wkup_gpio_intr>; + interrupts =3D <103>, <104>, <105>, <106>, <107>, <108>; + interrupt-controller; + #interrupt-cells =3D <2>; + #address-cells =3D <0>; + ti,ngpio =3D <85>; + ti,davinci-gpio-unbanked =3D <0>; + power-domains =3D <&k3_pds 113 TI_SCI_PD_EXCLUSIVE>; + clocks =3D <&k3_clks 113 0>; + clock-names =3D "gpio"; + }; + + wkup_gpio1: gpio@42100000 { + compatible =3D "ti,j721e-gpio", "ti,keystone-gpio"; + reg =3D <0x00 0x42100000 0x00 0x100>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-parent =3D <&wkup_gpio_intr>; + interrupts =3D <112>, <113>, <114>, <115>, <116>, <117>; + interrupt-controller; + #interrupt-cells =3D <2>; + #address-cells =3D <0>; + ti,ngpio =3D <85>; + ti,davinci-gpio-unbanked =3D <0>; + power-domains =3D <&k3_pds 114 TI_SCI_PD_EXCLUSIVE>; + clocks =3D <&k3_clks 114 0>; + clock-names =3D "gpio"; + }; + mcu_navss: bus@28380000 { compatible =3D "simple-mfd"; #address-cells =3D <2>; --=20 2.17.1 From nobody Sat May 4 13:01:49 2024 Delivered-To: importer2@patchew.org Received-SPF: pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; envelope-from=linux-kernel-owner@vger.kernel.org; helo=vger.kernel.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail(p=quarantine dis=quarantine) header.from=ti.com ARC-Seal: i=1; a=rsa-sha256; t=1616740964; cv=none; d=zohomail.com; s=zohoarc; b=hVsigfdzQfNZggtQDJVefwciHdIPIKs0AxEFGnRXDAkqT1H0CMt1thHcC5Xm0ZMwB+vVAaH/WoydM66TjKXo+wSoftMj327YqSV+uh2XR5B3pX5vq/pdGhO8SbuepQ91D7LLjC1+lO3LSyVrQmLEa11cJ5qMKEyr3wg8yQHT8no= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1616740964; h=Content-Type:Cc:Date:From:In-Reply-To:List-Id:MIME-Version:Message-ID:References:Subject:To; bh=530e36igGodybBnc5gwlB/hSoWE3yMji47/Zyiw64Yk=; b=I2G1CxPzuAhhtxCHLrOJ0nj61N8IYV6NnSnh7Gi61Jg+dtu8X5x2LPsjFazed0OpwChdCSb7dhWwYdLAu5aWCcaCQcrcfW7+wsQBMeyGpxWnlirAGE+r5dAM6qUQxL/RZ7rsiGPC97vKhjkr8M0EGJ3mqUTIbFywYKRkyVGJ3Ds= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail header.from= (p=quarantine dis=quarantine) header.from= Return-Path: Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mx.zohomail.com with SMTP id 1616740964546894.1033157204741; Thu, 25 Mar 2021 23:42:44 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231144AbhCZGmQ (ORCPT ); Fri, 26 Mar 2021 02:42:16 -0400 Received: from fllv0015.ext.ti.com ([198.47.19.141]:43092 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230313AbhCZGlk (ORCPT ); Fri, 26 Mar 2021 02:41:40 -0400 Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 12Q6fag2077290; Fri, 26 Mar 2021 01:41:36 -0500 Received: from DLEE104.ent.ti.com (dlee104.ent.ti.com [157.170.170.34]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 12Q6faGp085662 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 26 Mar 2021 01:41:36 -0500 Received: from DLEE102.ent.ti.com (157.170.170.32) by DLEE104.ent.ti.com (157.170.170.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2; Fri, 26 Mar 2021 01:41:36 -0500 Received: from fllv0040.itg.ti.com (10.64.41.20) by DLEE102.ent.ti.com (157.170.170.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2 via Frontend Transport; Fri, 26 Mar 2021 01:41:35 -0500 Received: from gsaswath-HP-ProBook-640-G5.dal.design.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 12Q6fNO5089943; Fri, 26 Mar 2021 01:41:32 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1616740896; bh=530e36igGodybBnc5gwlB/hSoWE3yMji47/Zyiw64Yk=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=tjGvsDAfEBiOqpcnw5azBXkzaEphY/x/yFIyRaVKL+PFRIVNx0YjO7AIXNpiLpygw 55qt5hsziQ/ja3VIKT53mvhGUEouIlnCVr1KNI3vIW8k3oQ+NuEnFCl1ncPci1/gCM Ndhkyq69EosDDgPkwqN91eCC9L3UEKJHWSgNA0t4= From: Aswath Govindraju CC: Vignesh Raghavendra , Lokesh Vutla , Kishon Vijay Abraham I , Aswath Govindraju , Faiz Abbas , Sekhar Nori , Nishanth Menon , Tero Kristo , Rob Herring , , , Subject: [PATCH v9 2/3] arm64: dts: ti: k3-j7200-common-proc-board: Disable unused gpio modules Date: Fri, 26 Mar 2021 12:11:19 +0530 Message-ID: <20210326064120.31919-3-a-govindraju@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210326064120.31919-1-a-govindraju@ti.com> References: <20210326064120.31919-1-a-govindraju@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 To: unlisted-recipients:; (no To-header on input) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-ZohoMail-DKIM: fail (Header signature does not verify) Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Faiz Abbas There are 6 gpio instances inside SoC with 2 groups as show below: Group one: wkup_gpio0, wkup_gpio1 Group two: main_gpio0, main_gpio2, main_gpio4, main_gpio6 Only one instance from each group can be used at a time. So use main_gpio0 and wkup_gpio0 in current linux context and disable the rest of the nodes. Signed-off-by: Faiz Abbas Signed-off-by: Sekhar Nori Signed-off-by: Aswath Govindraju Reviewed-by: Grygorii Strashko --- .../boot/dts/ti/k3-j7200-common-proc-board.dts | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts b/arch/a= rm64/boot/dts/ti/k3-j7200-common-proc-board.dts index 4a7182abccf5..b493f939b09a 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts +++ b/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts @@ -122,6 +122,22 @@ status =3D "disabled"; }; =20 +&main_gpio2 { + status =3D "disabled"; +}; + +&main_gpio4 { + status =3D "disabled"; +}; + +&main_gpio6 { + status =3D "disabled"; +}; + +&wkup_gpio1 { + status =3D "disabled"; +}; + &mcu_cpsw { pinctrl-names =3D "default"; pinctrl-0 =3D <&mcu_cpsw_pins_default &mcu_mdio_pins_default>; --=20 2.17.1 From nobody Sat May 4 13:01:49 2024 Delivered-To: importer2@patchew.org Received-SPF: pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; envelope-from=linux-kernel-owner@vger.kernel.org; helo=vger.kernel.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail(p=quarantine dis=quarantine) header.from=ti.com ARC-Seal: i=1; a=rsa-sha256; t=1616740964; cv=none; d=zohomail.com; s=zohoarc; b=Yrza+ZGgqJQez/Xkt5wbkUtaV0FZEjcQnwqz3A1N3XtCaMvjCsfND/l3HVwWTqizqEpXZPs+9Vlo18xdLbtjzZ/plvctzFyAzDnB4m30EeeN2lxsYR3jsHAy25Pc7/f5f//Hi9HBsaJmBQThdyN/DmLoCcQ0DJr3WUDBC5cC3Hk= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1616740964; h=Content-Type:Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:List-Id:MIME-Version:Message-ID:References:Subject:To; bh=j844GPEdevoz4+8UYBPOfyyBcn9R2FH5SvoKl9JCmjQ=; b=TtRK4Uan5ar5Bpl4cQw+WKUmADRIkLrtaAeH9kfLXmJFD2Cchd1ZjxbG947pSJS/TmP4aH1JFP/w4+x2Q0lR1lFRoyK6PWQ0w2ugqwRHwRN+gWqZ8fSbLji+h4ZSnFc/UcbyXZ6K9Ch54fUKIuHPxh88MyIO4RR6utjGsC+jn5I= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail header.from= (p=quarantine dis=quarantine) header.from= Return-Path: Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mx.zohomail.com with SMTP id 1616740964892462.32840827599864; Thu, 25 Mar 2021 23:42:44 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231165AbhCZGmS (ORCPT ); Fri, 26 Mar 2021 02:42:18 -0400 Received: from fllv0015.ext.ti.com ([198.47.19.141]:43182 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230317AbhCZGlr (ORCPT ); Fri, 26 Mar 2021 02:41:47 -0400 Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 12Q6feOP077322; Fri, 26 Mar 2021 01:41:40 -0500 Received: from DLEE104.ent.ti.com (dlee104.ent.ti.com [157.170.170.34]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 12Q6feXn013063 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 26 Mar 2021 01:41:40 -0500 Received: from DLEE101.ent.ti.com (157.170.170.31) by DLEE104.ent.ti.com (157.170.170.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2; Fri, 26 Mar 2021 01:41:40 -0500 Received: from fllv0040.itg.ti.com (10.64.41.20) by DLEE101.ent.ti.com (157.170.170.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2 via Frontend Transport; Fri, 26 Mar 2021 01:41:40 -0500 Received: from gsaswath-HP-ProBook-640-G5.dal.design.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 12Q6fNO6089943; Fri, 26 Mar 2021 01:41:37 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1616740900; bh=j844GPEdevoz4+8UYBPOfyyBcn9R2FH5SvoKl9JCmjQ=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=KlSud1SJPLooy7weoTtFhROUI9WSUy6SQUL2GEj1bljihDSSG4wy+xozCIefr8zyB XOfVXTLreAQMmbjCnd6WSJ6JhTcCxacIJ7Y/nsjwJl4npxpczZJoQ/JrGZwR5ygyyy nbelo5mj97GNoYOqX5Apc7XzehfDxsHhI7hG/Q10= From: Aswath Govindraju CC: Vignesh Raghavendra , Lokesh Vutla , Kishon Vijay Abraham I , Aswath Govindraju , Nishanth Menon , Tero Kristo , Rob Herring , , , Subject: [PATCH v9 3/3] arm64: dts: ti: k3-j7200: Add support for higher speed modes and update delay select values for MMCSD subsystems Date: Fri, 26 Mar 2021 12:11:20 +0530 Message-ID: <20210326064120.31919-4-a-govindraju@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210326064120.31919-1-a-govindraju@ti.com> References: <20210326064120.31919-1-a-govindraju@ti.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 To: unlisted-recipients:; (no To-header on input) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-ZohoMail-DKIM: fail (Header signature does not verify) The following speed modes are now supported in J7200 SoC, - HS200 and HS400 modes at 1.8 V card voltage, in MMCSD0 subsystem [1]. - UHS-I speed modes in MMCSD1 subsystem [1]. Add support for UHS-I modes by adding voltage regulator device tree nodes and corresponding pinmux details, to power cycle and voltage switch cards. Set respective tags in sdhci0 and remove no-1-8-v tag from sdhci1 device tree nodes. Also update the delay values for various speed modes supported, based on the revised january 2021 J7200 datasheet[2]. [1] - section 12.3.6.1.1 MMCSD Features, in https://www.ti.com/lit/ug/spruiu1a/spruiu1a.pdf, (SPRUIU1A =E2=80=93 JULY 2020 =E2=80=93 REVISED JANUARY 2021) [2] - https://www.ti.com/lit/ds/symlink/dra821u.pdf, (SPRSP57B =E2=80=93 APRIL 2020 =E2=80=93 REVISED JANUARY 2021) Signed-off-by: Aswath Govindraju Reviewed-by: Kishon Vijay Abraham I --- .../dts/ti/k3-j7200-common-proc-board.dts | 78 +++++++++++++++++++ arch/arm64/boot/dts/ti/k3-j7200-main.dtsi | 14 +++- 2 files changed, 90 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts b/arch/a= rm64/boot/dts/ti/k3-j7200-common-proc-board.dts index b493f939b09a..bedd01b7a32c 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts +++ b/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts @@ -16,6 +16,65 @@ stdout-path =3D "serial2:115200n8"; bootargs =3D "console=3DttyS2,115200n8 earlycon=3Dns16550a,mmio32,0x0280= 0000"; }; + + evm_12v0: fixedregulator-evm12v0 { + /* main supply */ + compatible =3D "regulator-fixed"; + regulator-name =3D "evm_12v0"; + regulator-min-microvolt =3D <12000000>; + regulator-max-microvolt =3D <12000000>; + regulator-always-on; + regulator-boot-on; + }; + + vsys_3v3: fixedregulator-vsys3v3 { + /* Output of LM5140 */ + compatible =3D "regulator-fixed"; + regulator-name =3D "vsys_3v3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + vin-supply =3D <&evm_12v0>; + regulator-always-on; + regulator-boot-on; + }; + + vsys_5v0: fixedregulator-vsys5v0 { + /* Output of LM5140 */ + compatible =3D "regulator-fixed"; + regulator-name =3D "vsys_5v0"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + vin-supply =3D <&evm_12v0>; + regulator-always-on; + regulator-boot-on; + }; + + vdd_mmc1: fixedregulator-sd { + /* Output of TPS22918 */ + compatible =3D "regulator-fixed"; + regulator-name =3D "vdd_mmc1"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-boot-on; + enable-active-high; + vin-supply =3D <&vsys_3v3>; + gpio =3D <&exp2 2 GPIO_ACTIVE_HIGH>; + }; + + vdd_sd_dv: gpio-regulator-TLV71033 { + /* Output of TLV71033 */ + compatible =3D "regulator-gpio"; + regulator-name =3D "tlv71033"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&vdd_sd_dv_pins_default>; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <3300000>; + regulator-boot-on; + vin-supply =3D <&vsys_5v0>; + gpios =3D <&main_gpio0 55 GPIO_ACTIVE_HIGH>; + states =3D <1800000 0x0>, + <3300000 0x1>; + }; }; =20 &wkup_pmx0 { @@ -45,6 +104,13 @@ }; =20 &main_pmx0 { + main_i2c0_pins_default: main-i2c0-pins-default { + pinctrl-single,pins =3D < + J721E_IOPAD(0xd4, PIN_INPUT_PULLUP, 0) /* (V3) I2C0_SCL */ + J721E_IOPAD(0xd8, PIN_INPUT_PULLUP, 0) /* (W2) I2C0_SDA */ + >; + }; + main_i2c1_pins_default: main-i2c1-pins-default { pinctrl-single,pins =3D < J721E_IOPAD(0xdc, PIN_INPUT_PULLUP, 3) /* (U3) ECAP0_IN_APWM_OUT.I2C1_S= CL */ @@ -70,6 +136,12 @@ J721E_IOPAD(0x120, PIN_OUTPUT, 0) /* (T4) USB0_DRVVBUS */ >; }; + + vdd_sd_dv_pins_default: vdd-sd-dv-pins-default { + pinctrl-single,pins =3D < + J721E_IOPAD(0xd0, PIN_OUTPUT, 7) /* (T5) SPI0_D1.GPIO0_55 */ + >; + }; }; =20 &wkup_uart0 { @@ -157,6 +229,10 @@ }; =20 &main_i2c0 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&main_i2c0_pins_default>; + clock-frequency =3D <400000>; + exp1: gpio@20 { compatible =3D "ti,tca6416"; reg =3D <0x20>; @@ -206,6 +282,8 @@ /* SD card */ pinctrl-0 =3D <&main_mmc1_pins_default>; pinctrl-names =3D "default"; + vmmc-supply =3D <&vdd_mmc1>; + vqmmc-supply =3D <&vdd_sd_dv>; ti,driver-strength-ohm =3D <50>; disable-wp; }; diff --git a/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi b/arch/arm64/boot/dt= s/ti/k3-j7200-main.dtsi index e60650a62b14..f86c493a44f1 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi @@ -512,11 +512,16 @@ ti,otap-del-sel-mmc-hs =3D <0x0>; ti,otap-del-sel-ddr52 =3D <0x6>; ti,otap-del-sel-hs200 =3D <0x8>; - ti,otap-del-sel-hs400 =3D <0x0>; + ti,otap-del-sel-hs400 =3D <0x5>; + ti,itap-del-sel-legacy =3D <0x10>; + ti,itap-del-sel-mmc-hs =3D <0xa>; ti,strobe-sel =3D <0x77>; + ti,clkbuf-sel =3D <0x7>; ti,trm-icp =3D <0x8>; bus-width =3D <8>; mmc-ddr-1_8v; + mmc-hs200-1_8v; + mmc-hs400-1_8v; dma-coherent; }; =20 @@ -534,7 +539,12 @@ ti,otap-del-sel-sdr50 =3D <0xc>; ti,otap-del-sel-sdr104 =3D <0x5>; ti,otap-del-sel-ddr50 =3D <0xc>; - no-1-8-v; + ti,itap-del-sel-legacy =3D <0x0>; + ti,itap-del-sel-sd-hs =3D <0x0>; + ti,itap-del-sel-sdr12 =3D <0x0>; + ti,itap-del-sel-sdr25 =3D <0x0>; + ti,clkbuf-sel =3D <0x7>; + ti,trm-icp =3D <0x8>; dma-coherent; }; =20 --=20 2.17.1