From nobody Tue Feb 10 08:41:25 2026 Delivered-To: importer2@patchew.org Received-SPF: pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; envelope-from=linux-kernel-owner@vger.kernel.org; helo=vger.kernel.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail(p=none dis=none) header.from=gmail.com ARC-Seal: i=1; a=rsa-sha256; t=1617830517; cv=none; d=zohomail.com; s=zohoarc; b=c9OdEt1cO8xLZTRwPr7OMi3BRzJYLqn+9J9610Ur2MZY+FScv3hUxknvMCKaeArMe1Xd2khqq4UTwFdCXdrE64oqfd9ESysxbTrJkrbXkwl59iiLMn5TdA6Utg10hhCEeoKt/j6g1g+C5JB7tyJ+9PV6UxSDcfeU4kgUpt/ZzC0= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1617830517; h=Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:List-Id:MIME-Version:Message-ID:References:Subject:To; bh=mP+Vc0+rJsbzL9hsHa8A36fu38vw4kqpWBwZhYOxhTg=; b=eQvXiK+yLQ0pp78T5pLXTSfKeu1uS3wCyFgNfAsC2ve8WbL58XwXOeB+tl8Q/3/FmHl4jBxAPg0eXslTu5HRDFI8eu212G0BOI6IcbAjE0+UZp/Zl4/A2F7Ex5iyZV1uKaNlMfQ6/cFwtAMf5rslwWFDuecHHZe7CJGZzKlH62A= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail header.from= (p=none dis=none) header.from= Return-Path: Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mx.zohomail.com with SMTP id 1617830517970146.45575491769773; Wed, 7 Apr 2021 14:21:57 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232749AbhDGVWE (ORCPT ); Wed, 7 Apr 2021 17:22:04 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54226 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232536AbhDGVVj (ORCPT ); Wed, 7 Apr 2021 17:21:39 -0400 Received: from mail-wr1-x42f.google.com (mail-wr1-x42f.google.com [IPv6:2a00:1450:4864:20::42f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E17A2C061761; Wed, 7 Apr 2021 14:21:28 -0700 (PDT) Received: by mail-wr1-x42f.google.com with SMTP id e12so6381043wro.11; Wed, 07 Apr 2021 14:21:28 -0700 (PDT) Received: from adgra-XPS-15-9570.home (2a01cb0008bd270041a0a0f4308eafc0.ipv6.abo.wanadoo.fr. [2a01:cb00:8bd:2700:41a0:a0f4:308e:afc0]) by smtp.gmail.com with ESMTPSA id l14sm17173952wrm.77.2021.04.07.14.21.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 07 Apr 2021 14:21:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=mP+Vc0+rJsbzL9hsHa8A36fu38vw4kqpWBwZhYOxhTg=; b=RexRqRaA26YijY8LmnBbuW7KCplc8yGNRT7Y3PgP+x6oLQr0EX+Pjg/MCDhLTzZPSy iq9tPnGleVrYt4i95Bs5pGJa7TU14ZGKZWwcblg/OPOQD6QaWNma/yJfPJUyd46MGR8U co6gdszVtlFmY5FKSIiYLRsVkYr0W7RjkG4ja3MjDEtRiKWVAlH41j755PebOTYyGQmP mEUD8TEY1JUvX4JksEhTitpYIbp/0jQRus5HbZrEj9u26RsSeoBZQi6rATqrdJdLeAcu qLxVW7imUNVhiTzUjovEEmAZltlxrZ0lwsjPsju+t2LZhqTBJsLY0RZ4kLWH4FFa7uCU cMlw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=mP+Vc0+rJsbzL9hsHa8A36fu38vw4kqpWBwZhYOxhTg=; b=eCuDncVzGZ6YJhklK5o3iALGKCIzrsu+jRxAc9ANmNZVMLZGaNvABbie8wP02bzvop k1Oig8ab7AV64Ua2CUVPFth3eh+Jry/4FY1jFBraBQBA//fMaIjs4f1OzeUiXstAmCV5 l1JZNArwp/42J2Sh2uwPigpLI+FllYlU8tUV7AxZ+fadPn5VMqYLj1tLo+sLTN6D9/B+ yTy3rjHrouT6Umj7793Am3jCDxfzSGTf2Bbnll5L2HIUtfTEJLKFRIwOzRQdRHzja4iK Sd8VNg7+JAOoRE3yyajr7HkIjE4KHEIaf+989cVPT3YVfPhdomVbCJlTUVSXE2BG31UL oJ9w== X-Gm-Message-State: AOAM531KIR963ADgdvyMdAIIAv5irfNx58Fzy9mACb+a41brXJrJvoBW hU3RCfvOSrClU2kdis1PGwk= X-Google-Smtp-Source: ABdhPJzFvCLHif6HdG/+/FbfYRxVTDz6YWqnOsxzb25RExafgzamf7BRMgth1iJaJ/vXDZxny1FTew== X-Received: by 2002:adf:eb0a:: with SMTP id s10mr6771728wrn.6.1617830487708; Wed, 07 Apr 2021 14:21:27 -0700 (PDT) From: Adrien Grassein Cc: robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, l.stach@pengutronix.de, Anson.Huang@nxp.com, krzk@kernel.org, peng.fan@nxp.com, aisheng.dong@nxp.com, qiangqing.zhang@nxp.com, alice.guo@nxp.com, aford173@gmail.com, agx@sigxcpu.org, andrew.smirnov@gmail.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Adrien Grassein Subject: [PATCH v1 1/7] soc: imx: gpcv2: check for errors when r/w registers Date: Wed, 7 Apr 2021 23:21:16 +0200 Message-Id: <20210407212122.626137-2-adrien.grassein@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210407212122.626137-1-adrien.grassein@gmail.com> References: <20210407212122.626137-1-adrien.grassein@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable To: unlisted-recipients:; (no To-header on input) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-ZohoMail-DKIM: fail (Header signature does not verify) Content-Type: text/plain; charset="utf-8" Errors were not checked after each access to registers and clocks initialisation. Signed-off-by: Adrien Grassein --- drivers/soc/imx/gpcv2.c | 62 ++++++++++++++++++++++++++++++----------- 1 file changed, 45 insertions(+), 17 deletions(-) diff --git a/drivers/soc/imx/gpcv2.c b/drivers/soc/imx/gpcv2.c index db7e7fc321b1..8ec5b1b817c7 100644 --- a/drivers/soc/imx/gpcv2.c +++ b/drivers/soc/imx/gpcv2.c @@ -140,8 +140,12 @@ static int imx_gpc_pu_pgc_sw_pxx_req(struct generic_pm= _domain *genpd, int i, ret =3D 0; u32 pxx_req; =20 - regmap_update_bits(domain->regmap, GPC_PGC_CPU_MAPPING, - domain->bits.map, domain->bits.map); + ret =3D regmap_update_bits(domain->regmap, GPC_PGC_CPU_MAPPING, + domain->bits.map, domain->bits.map); + if (ret) { + dev_err(domain->dev, "failed to map GPC PGC domain\n"); + return ret; + } =20 if (has_regulator && on) { ret =3D regulator_enable(domain->regulator); @@ -152,19 +156,39 @@ static int imx_gpc_pu_pgc_sw_pxx_req(struct generic_p= m_domain *genpd, } =20 /* Enable reset clocks for all devices in the domain */ - for (i =3D 0; i < domain->num_clks; i++) - clk_prepare_enable(domain->clk[i]); + for (i =3D 0; i < domain->num_clks; i++) { + ret =3D clk_prepare_enable(domain->clk[i]); + if (ret) { + dev_err(domain->dev, "failed to enable clocks\n"); + goto disable_clocks; + } + } =20 - if (enable_power_control) - regmap_update_bits(domain->regmap, GPC_PGC_CTRL(domain->pgc), - GPC_PGC_CTRL_PCR, GPC_PGC_CTRL_PCR); + if (enable_power_control) { + ret =3D regmap_update_bits(domain->regmap, GPC_PGC_CTRL(domain->pgc), + GPC_PGC_CTRL_PCR, GPC_PGC_CTRL_PCR); + if (ret) { + dev_err(domain->dev, "failed to enable power control\n"); + goto disable_clocks; + } + } =20 - if (domain->bits.hsk) - regmap_update_bits(domain->regmap, GPC_PU_PWRHSK, - domain->bits.hsk, on ? domain->bits.hsk : 0); + if (domain->bits.hsk) { + ret =3D regmap_update_bits(domain->regmap, GPC_PU_PWRHSK, + domain->bits.hsk, + on ? domain->bits.hsk : 0); + if (ret) { + dev_err(domain->dev, "Failed to initiate handshake\n"); + goto disable_power_control; + } + } =20 - regmap_update_bits(domain->regmap, offset, - domain->bits.pxx, domain->bits.pxx); + ret =3D regmap_update_bits(domain->regmap, offset, + domain->bits.pxx, domain->bits.pxx); + if (ret) { + dev_err(domain->dev, "failed to command PGC\n"); + goto disable_power_control; + } =20 /* * As per "5.5.9.4 Example Code 4" in IMX7DRM.pdf wait @@ -173,8 +197,15 @@ static int imx_gpc_pu_pgc_sw_pxx_req(struct generic_pm= _domain *genpd, ret =3D regmap_read_poll_timeout(domain->regmap, offset, pxx_req, !(pxx_req & domain->bits.pxx), 0, USEC_PER_MSEC); - if (ret) { + if (ret) dev_err(domain->dev, "failed to command PGC\n"); + +disable_power_control: + if (enable_power_control) + regmap_update_bits(domain->regmap, GPC_PGC_CTRL(domain->pgc), + GPC_PGC_CTRL_PCR, 0); + + if (ret) { /* * If we were in a process of enabling a * domain and failed we might as well disable @@ -185,10 +216,7 @@ static int imx_gpc_pu_pgc_sw_pxx_req(struct generic_pm= _domain *genpd, on =3D !on; } =20 - if (enable_power_control) - regmap_update_bits(domain->regmap, GPC_PGC_CTRL(domain->pgc), - GPC_PGC_CTRL_PCR, 0); - +disable_clocks: /* Disable reset clocks for all devices in the domain */ for (i =3D 0; i < domain->num_clks; i++) clk_disable_unprepare(domain->clk[i]); --=20 2.25.1