From nobody Sun May 12 09:47:54 2024 Delivered-To: importer2@patchew.org Received-SPF: pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; envelope-from=linux-kernel-owner@vger.kernel.org; helo=vger.kernel.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail(p=quarantine dis=quarantine) header.from=ti.com ARC-Seal: i=1; a=rsa-sha256; t=1621869869; cv=none; d=zohomail.com; s=zohoarc; b=l+Faw/OIs8P1Te1IRzz+3+jHZ9c5jqwsHIkWNnCmRTvJ0KguWyDmKXsIDob9WlguhvLoO6YWIkO0M4ZIP7DyGsqQbbvyGtWaz3BaM8nMTkL5xJA4qg/JXCxB+o7Nkxlu6sW07Atf71CYDMx9K4atXHVRVDtjCPeRUr24qFUc1GE= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1621869869; h=Content-Type:Cc:Date:From:In-Reply-To:List-Id:MIME-Version:Message-ID:References:Subject:To; bh=3LslfCdr+KwTeC4qD/H9BC+KoF3rigZSwH6VeGzdsq4=; b=YWVT4Q6TJGNz/OIiv0H5CPP5W0C+H+QlzqKO17ttgzG7sF0OuXqGBg8rWs1sFXa+vLNlaIyYLX9nPLssZpwsKD0tmpi0lxaRJtmMcuWvPQCo4k0Y0lraicjtjXTpdkBf0ojU9FH/XVA63HzYqPpZnNQSDsYcj14TwnbprLLuPHU= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail header.from= (p=quarantine dis=quarantine) header.from= Return-Path: Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mx.zohomail.com with SMTP id 1621869869270669.232913667804; Mon, 24 May 2021 08:24:29 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234546AbhEXPZz (ORCPT ); Mon, 24 May 2021 11:25:55 -0400 Received: from fllv0016.ext.ti.com ([198.47.19.142]:55112 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234299AbhEXPW3 (ORCPT ); Mon, 24 May 2021 11:22:29 -0400 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 14OFKFpY043109; Mon, 24 May 2021 10:20:15 -0500 Received: from DLEE100.ent.ti.com (dlee100.ent.ti.com [157.170.170.30]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 14OFKFeN113044 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 24 May 2021 10:20:15 -0500 Received: from DLEE105.ent.ti.com (157.170.170.35) by DLEE100.ent.ti.com (157.170.170.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2; Mon, 24 May 2021 10:20:15 -0500 Received: from lelv0326.itg.ti.com (10.180.67.84) by DLEE105.ent.ti.com (157.170.170.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2 via Frontend Transport; Mon, 24 May 2021 10:20:15 -0500 Received: from gsaswath-HP-ProBook-640-G5.dal.design.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id 14OFJv27055198; Mon, 24 May 2021 10:20:08 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1621869615; bh=3LslfCdr+KwTeC4qD/H9BC+KoF3rigZSwH6VeGzdsq4=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=FWXr18ecpZ99MzMY+NrmMOYYawUvbB1zcxITYmMq4Qhz3LNjUFNzzLGFJImzcY2wP TUL6No55idLM9DxYjmxnXHHiza13yjIJQ1DyQTkwgeE26D7sMWE3Rxoi7HmXX+zDNX bJpNABZ2VKpbYsTepjpGzO+kjm7xCDVGLNSN5nI0= From: Aswath Govindraju CC: Lokesh Vutla , Vignesh Raghavendra , Kishon Vijay Abraham I , Grygorii Strashko , Aswath Govindraju , Linus Walleij , Bartosz Golaszewski , Rob Herring , Keerthy , Sekhar Nori , David Lechner , , , , Subject: [PATCH v3 1/2] ARM: dts: da850-lego-ev3: align GPIO hog names with dt-schema Date: Mon, 24 May 2021 20:49:53 +0530 Message-ID: <20210524151955.8008-2-a-govindraju@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210524151955.8008-1-a-govindraju@ti.com> References: <20210524151955.8008-1-a-govindraju@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 To: unlisted-recipients:; (no To-header on input) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-ZohoMail-DKIM: fail (Header signature does not verify) Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The GPIO hog dt-schema node naming convention expect GPIO hogs node names to end with a 'hog' suffix. Signed-off-by: Aswath Govindraju --- arch/arm/boot/dts/da850-lego-ev3.dts | 10 +++++----- 1 file changed, 5 insertions(+), 5 deletions(-) diff --git a/arch/arm/boot/dts/da850-lego-ev3.dts b/arch/arm/boot/dts/da850= -lego-ev3.dts index afd04a423856..1e86cde86406 100644 --- a/arch/arm/boot/dts/da850-lego-ev3.dts +++ b/arch/arm/boot/dts/da850-lego-ev3.dts @@ -412,14 +412,14 @@ status =3D "okay"; =20 /* Don't pull down battery voltage adc io channel */ - batt_volt_en { + batt-volt-en-hog { gpio-hog; gpios =3D <6 GPIO_ACTIVE_HIGH>; output-high; }; =20 /* Don't impede Bluetooth clock signal */ - bt_clock_en { + bt-clock-en-hog { gpio-hog; gpios =3D <5 GPIO_ACTIVE_HIGH>; input; @@ -433,19 +433,19 @@ * anything, but they are present in the source code from LEGO. */ =20 - bt_pic_en { + bt-pic-en-hog { gpio-hog; gpios =3D <51 GPIO_ACTIVE_HIGH>; output-low; }; =20 - bt_pic_rst { + bt-pic-rst-hog { gpio-hog; gpios =3D <78 GPIO_ACTIVE_HIGH>; output-high; }; =20 - bt_pic_cts { + bt-pic-cts-hog { gpio-hog; gpios =3D <87 GPIO_ACTIVE_HIGH>; input; --=20 2.17.1 From nobody Sun May 12 09:47:54 2024 Delivered-To: importer2@patchew.org Received-SPF: pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; envelope-from=linux-kernel-owner@vger.kernel.org; helo=vger.kernel.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail(p=quarantine dis=quarantine) header.from=ti.com ARC-Seal: i=1; a=rsa-sha256; t=1621869898; cv=none; d=zohomail.com; s=zohoarc; b=lNZt2WaOW1M+MMfdKSUpordyomDJyQ19TUucqL4jOPtTOOyITG4QRepwoLcNgPBAiPZb2P81/JVCch/Mj7Q6rISHzHOaCgR3qAS5beoOnoe/+XS2blFBZyLfRR2+l0Pf//QFoNrumvpuwqK8meANvwRGe093SoB+MDEkiGDFCOA= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1621869898; h=Content-Type:Cc:Date:From:In-Reply-To:List-Id:MIME-Version:Message-ID:References:Subject:To; bh=Dt7tcrM2BqY0AHstmN/FQJ/n0Wkidd61aj2o72mu+to=; b=Rfa8kzyPC28CpkKTYiTV+2/JjQbK5vS2dYcdTgg8IcOUh7AzrpT06L/ikt2m2OFpSj1Ujo/n4ONYdKhQJB18JqCAA8nz3xMmEYQejpeWOuscbn55GO7e1eduZwwMs69KCBLLxo4tUNot4Qrmyfb6sJHFEYZ4xDrP2mdWMj8Gfe8= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail header.from= (p=quarantine dis=quarantine) header.from= Return-Path: Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mx.zohomail.com with SMTP id 1621869898200950.3749055596383; Mon, 24 May 2021 08:24:58 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234514AbhEXP0Y (ORCPT ); Mon, 24 May 2021 11:26:24 -0400 Received: from fllv0015.ext.ti.com ([198.47.19.141]:48868 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234202AbhEXPWn (ORCPT ); Mon, 24 May 2021 11:22:43 -0400 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 14OFKTeC118508; Mon, 24 May 2021 10:20:29 -0500 Received: from DFLE114.ent.ti.com (dfle114.ent.ti.com [10.64.6.35]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 14OFKTSQ113227 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 24 May 2021 10:20:29 -0500 Received: from DFLE106.ent.ti.com (10.64.6.27) by DFLE114.ent.ti.com (10.64.6.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2; Mon, 24 May 2021 10:20:28 -0500 Received: from lelv0326.itg.ti.com (10.180.67.84) by DFLE106.ent.ti.com (10.64.6.27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2 via Frontend Transport; Mon, 24 May 2021 10:20:28 -0500 Received: from gsaswath-HP-ProBook-640-G5.dal.design.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id 14OFJv28055198; Mon, 24 May 2021 10:20:22 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1621869629; bh=Dt7tcrM2BqY0AHstmN/FQJ/n0Wkidd61aj2o72mu+to=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=uAaJQO+V3N9jfyuIAwMFqdr8LK0dtL0wc+Gdeezo3t4ot6CSqxBdReCMd9EJzTr6E 9qOMVsciV1YyXWfK7U29aYRB/3sQu5ylREdGkW6+p5gASmS1KvSJvQFnRtOHnCxvjb H7IcarGn9C2L/RHBuRzMGa7rmMXVZlo0D/YIkLiU= From: Aswath Govindraju CC: Lokesh Vutla , Vignesh Raghavendra , Kishon Vijay Abraham I , Grygorii Strashko , Aswath Govindraju , Linus Walleij , Bartosz Golaszewski , Rob Herring , Keerthy , Sekhar Nori , David Lechner , , , , Subject: [PATCH v3 2/2] dt-bindings: gpio: gpio-davinci: Convert to json-schema Date: Mon, 24 May 2021 20:49:54 +0530 Message-ID: <20210524151955.8008-3-a-govindraju@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210524151955.8008-1-a-govindraju@ti.com> References: <20210524151955.8008-1-a-govindraju@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 To: unlisted-recipients:; (no To-header on input) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-ZohoMail-DKIM: fail (Header signature does not verify) Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Convert gpio-davinci dt-binding documentation from txt to yaml format. Signed-off-by: Aswath Govindraju --- .../devicetree/bindings/gpio/gpio-davinci.txt | 167 ---------------- .../bindings/gpio/gpio-davinci.yaml | 186 ++++++++++++++++++ MAINTAINERS | 2 +- 3 files changed, 187 insertions(+), 168 deletions(-) delete mode 100644 Documentation/devicetree/bindings/gpio/gpio-davinci.txt create mode 100644 Documentation/devicetree/bindings/gpio/gpio-davinci.yaml diff --git a/Documentation/devicetree/bindings/gpio/gpio-davinci.txt b/Docu= mentation/devicetree/bindings/gpio/gpio-davinci.txt deleted file mode 100644 index 696ea46227d1..000000000000 --- a/Documentation/devicetree/bindings/gpio/gpio-davinci.txt +++ /dev/null @@ -1,167 +0,0 @@ -Davinci/Keystone GPIO controller bindings - -Required Properties: -- compatible: should be "ti,dm6441-gpio": for Davinci da850 SoCs - "ti,keystone-gpio": for Keystone 2 66AK2H/K, 66AK2L, - 66AK2E SoCs - "ti,k2g-gpio", "ti,keystone-gpio": for 66AK2G - "ti,am654-gpio", "ti,keystone-gpio": for TI K3 AM654 - "ti,j721e-gpio", "ti,keystone-gpio": for J721E SoCs - "ti,am64-gpio", "ti,keystone-gpio": for AM64 SoCs - -- reg: Physical base address of the controller and the size of memory mapp= ed - registers. - -- gpio-controller : Marks the device node as a gpio controller. - -- #gpio-cells : Should be two. - - first cell is the pin number - - second cell is used to specify optional parameters (unused) - -- interrupts: Array of GPIO interrupt number. Only banked or unbanked IRQs= are - supported at a time. - -- ti,ngpio: The number of GPIO pins supported. - -- ti,davinci-gpio-unbanked: The number of GPIOs that have an individual in= terrupt - line to processor. - -- clocks: Should contain the device's input clock, and should be defined a= s per - the appropriate clock bindings consumer usage in, - - Documentation/devicetree/bindings/clock/keystone-gate.txt - for 66AK2HK/66AK2L/66AK2E SoCs or, - - Documentation/devicetree/bindings/clock/ti,sci-clk.txt - for 66AK2G SoCs - -- clock-names: Name should be "gpio"; - -Currently clock-names and clocks are needed for all keystone 2 platforms -Davinci platforms do not have DT clocks as of now. - -The GPIO controller also acts as an interrupt controller. It uses the defa= ult -two cells specifier as described in Documentation/devicetree/bindings/ -interrupt-controller/interrupts.txt. - -Example: - -gpio: gpio@1e26000 { - compatible =3D "ti,dm6441-gpio"; - gpio-controller; - #gpio-cells =3D <2>; - reg =3D <0x226000 0x1000>; - interrupt-parent =3D <&intc>; - interrupts =3D <42 IRQ_TYPE_EDGE_BOTH 43 IRQ_TYPE_EDGE_BOTH - 44 IRQ_TYPE_EDGE_BOTH 45 IRQ_TYPE_EDGE_BOTH - 46 IRQ_TYPE_EDGE_BOTH 47 IRQ_TYPE_EDGE_BOTH - 48 IRQ_TYPE_EDGE_BOTH 49 IRQ_TYPE_EDGE_BOTH - 50 IRQ_TYPE_EDGE_BOTH>; - ti,ngpio =3D <144>; - ti,davinci-gpio-unbanked =3D <0>; - interrupt-controller; - #interrupt-cells =3D <2>; -}; - -leds { - compatible =3D "gpio-leds"; - - led1 { - label =3D "davinci:green:usr1"; - gpios =3D <&gpio 10 GPIO_ACTIVE_HIGH>; - ... - }; - - led2 { - label =3D "davinci:red:debug1"; - gpios =3D <&gpio 11 GPIO_ACTIVE_HIGH>; - ... - }; -}; - -Example for 66AK2G: - -gpio0: gpio@2603000 { - compatible =3D "ti,k2g-gpio", "ti,keystone-gpio"; - reg =3D <0x02603000 0x100>; - gpio-controller; - #gpio-cells =3D <2>; - interrupts =3D , - , - , - , - , - , - , - , - ; - interrupt-controller; - #interrupt-cells =3D <2>; - ti,ngpio =3D <144>; - ti,davinci-gpio-unbanked =3D <0>; - clocks =3D <&k2g_clks 0x001b 0x0>; - clock-names =3D "gpio"; -}; - -Example for 66AK2HK/66AK2L/66AK2E: - -gpio0: gpio@260bf00 { - compatible =3D "ti,keystone-gpio"; - reg =3D <0x0260bf00 0x100>; - gpio-controller; - #gpio-cells =3D <2>; - /* HW Interrupts mapped to GPIO pins */ - interrupts =3D , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - ; - clocks =3D <&clkgpio>; - clock-names =3D "gpio"; - ti,ngpio =3D <32>; - ti,davinci-gpio-unbanked =3D <32>; -}; - -Example for K3 AM654: - -wkup_gpio0: wkup_gpio0@42110000 { - compatible =3D "ti,am654-gpio", "ti,keystone-gpio"; - reg =3D <0x42110000 0x100>; - gpio-controller; - #gpio-cells =3D <2>; - interrupt-parent =3D <&intr_wkup_gpio>; - interrupts =3D <59 128>, <59 129>, <59 130>, <59 131>; - interrupt-controller; - #interrupt-cells =3D <2>; - ti,ngpio =3D <56>; - ti,davinci-gpio-unbanked =3D <0>; - clocks =3D <&k3_clks 59 0>; - clock-names =3D "gpio"; -}; diff --git a/Documentation/devicetree/bindings/gpio/gpio-davinci.yaml b/Doc= umentation/devicetree/bindings/gpio/gpio-davinci.yaml new file mode 100644 index 000000000000..4016f6cd997f --- /dev/null +++ b/Documentation/devicetree/bindings/gpio/gpio-davinci.yaml @@ -0,0 +1,186 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/gpio/gpio-davinci.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: GPIO controller for Davinci and keystone devices + +maintainers: + - Keerthy + +properties: + compatible: + oneOf: + - items: + - enum: + - ti,k2g-gpio + - ti,am654-gpio + - ti,j721e-gpio + - ti,am64-gpio + - const: ti,keystone-gpio + + - items: + - enum: + - ti,dm6441-gpio + - ti,keystone-gpio + + reg: + maxItems: 1 + + gpio-controller: true + + gpio-ranges: true + + gpio-line-names: + description: strings describing the names of each gpio line. + minItems: 1 + maxItems: 100 + + "#gpio-cells": + const: 2 + description: + first cell is the pin number and second cell is used to specify opti= onal parameters (unused). + + interrupts: + description: + The interrupts are specified as per the interrupt parent. Only banked + or unbanked IRQs are supported at a time. If the interrupts are + banked then provide list of interrupts corresponding to each bank, e= lse + provide the list of interrupts for each gpio. + minItems: 1 + maxItems: 100 + + ti,ngpio: + $ref: /schemas/types.yaml#/definitions/uint32 + description: The number of GPIO pins supported consecutively. + minimum: 1 + + ti,davinci-gpio-unbanked: + $ref: /schemas/types.yaml#/definitions/uint32 + description: The number of GPIOs that have an individual interrupt lin= e to processor. + minimum: 0 + + clocks: + maxItems: 1 + + clock-names: + const: gpio + + interrupt-controller: true + + power-domains: + maxItems: 1 + + "#interrupt-cells": + const: 2 + +patternProperties: + "^(.+-hog(-[0-9]+)?)$": + type: object + + required: + - gpio-hog + +required: + - compatible + - reg + - gpio-controller + - "#gpio-cells" + - interrupts + - ti,ngpio + - ti,davinci-gpio-unbanked + - clocks + - clock-names + +additionalProperties: false + +examples: + - | + #include + + gpio0: gpio@2603000 { + compatible =3D "ti,k2g-gpio", "ti,keystone-gpio"; + reg =3D <0x02603000 0x100>; + gpio-controller; + #gpio-cells =3D <2>; + interrupts =3D , + , + , + , + , + , + , + , + ; + interrupt-controller; + #interrupt-cells =3D <2>; + ti,ngpio =3D <144>; + ti,davinci-gpio-unbanked =3D <0>; + clocks =3D <&k2g_clks 0x001b 0x0>; + clock-names =3D "gpio"; + }; + + - | + #include + + gpio1: gpio@260bf00 { + compatible =3D "ti,keystone-gpio"; + reg =3D <0x0260bf00 0x100>; + gpio-controller; + #gpio-cells =3D <2>; + /* HW Interrupts mapped to GPIO pins */ + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + clocks =3D <&clkgpio>; + clock-names =3D "gpio"; + ti,ngpio =3D <32>; + ti,davinci-gpio-unbanked =3D <32>; + }; + + - | + wkup_gpio0: gpio0@42110000 { + compatible =3D "ti,am654-gpio", "ti,keystone-gpio"; + reg =3D <0x42110000 0x100>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-parent =3D <&intr_wkup_gpio>; + interrupts =3D <60>, <61>, <62>, <63>; + interrupt-controller; + #interrupt-cells =3D <2>; + ti,ngpio =3D <56>; + ti,davinci-gpio-unbanked =3D <0>; + clocks =3D <&k3_clks 59 0>; + clock-names =3D "gpio"; + }; + diff --git a/MAINTAINERS b/MAINTAINERS index a2f94f095832..b0a185c7016a 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -18304,7 +18304,7 @@ TI DAVINCI SERIES GPIO DRIVER M: Keerthy L: linux-gpio@vger.kernel.org S: Maintained -F: Documentation/devicetree/bindings/gpio/gpio-davinci.txt +F: Documentation/devicetree/bindings/gpio/gpio-davinci.yaml F: drivers/gpio/gpio-davinci.c =20 TI DAVINCI SERIES MEDIA DRIVER --=20 2.17.1